

4Gb DDR3/DDR3L SDRAM Specification

Specifications

- Density: 4G bits
- Organization
 - 8 banks x 64M words x 8 bits
 - o 8 banks x 32M words x 16 bits
- Package
 - o 78-ball FBGA
 - o 96-ball FBGA
- Power supply:

-HP

- VDD, VDDQ = 1.35 V (1.283 to 1.45 V)
- Backward compatible with DDR3 operation
 VDD, VDDQ = 1.5 V (1.425 to 1.575 V)

-JR

VDD, VDDQ = 1.5 V (1.425 to 1.575 V)
 -JRL

o VDD, VDDQ = 1.35 V (1.283 to 1.45 V)

- Data Rate: 1866 Mbps/2133 Mbps (max.)
- 1KB page size (x8)
 - Row address: AX0 to AX15
 - o Column address: AYO to AY9
- 2KB page size (x16)
 - o Row address: AX0 to AX14
 - o Column address: AYO to AY9
- Eight internal banks for concurrent operation
- Burst lengths(BL): 8 and 4 with Burst Chop(BC)
- Burst type(BT)
 - Sequential (8, 4 with BC)
 - Interleave (8, 4 with BC)
- CAS Latency (CL): 5, 6, 7, 8, 9, 10, 11, 13, 14
- CAS Write Latency (CWL): 5, 6, 7, 8, 9, 10
- Precharge: auto precharge option for each burst access
- Driver strength: RZQ/7, RZQ/6 (RZQ = 240 Ω)
- Refresh: auto-refresh, self-refresh
- Average refresh period
 - 7.8 us at TC ≤ +85°C
 - \circ 3.9 us at TC > +85°C
- Operating temperature range
 - o TC = 0°C to +95°C (Commercial grade)
 - \circ TC = -40°C to +95°C (Industrial grade)
 - \circ TC = -40°C to +105°C (Automotive grade 2)

Features

- The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture
- Double data-rate architecture: two data transfers per clock cycle
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; center aligned with data for WRITEs
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- On-Die Termination (ODT) for better signal quality
 - □ Synchronous ODT
 - □ Dvnamic ODT
 - □ Asynchronous ODT
- Multi Purpose Register (MPR) for pre-defined pattern read out
- ZQ calibration for DQ drive and ODT
- Programmable Partial Array Self-Refresh (PASR)
- RESET pin for Power-up sequence and reset function
- SRT(Self Refresh Temperature) range:
 - Normal/Extended
- Auto Self-Refresh (ASR)
- Programmable output driver impedance control
- JEDEC compliant DDR3/DDR3L
- Row-Hammer-Free (RH-Free): detection/blocking circuit inside

Key Timing Parameters

Speed Grade	Data Rate(Mbps)	CL	nRCD	nRP
-JR ^{1, 2, 3}	2133	14	14	14
-HP ^{1, 2}	1866	13	13	13

Notes: 1. Backward compatible to 1333, CL-nRCD-nRP = 9-9-9

- 2. Backward compatible to 1600, CL-nRCD-nRP = 11-11-11
- 3. Backward compatible to 1866, CL-nRCD-nRP = 13-13-13





Table of Contents


4Gb D	DR3 SDRAM Specification	1
1.	Ordering Information	3
2.	Package Ball Assignment	4
3.	Package outline drawing	5
4.	Electrical Specifications	7
5.	Block Diagram	. 30
6.	Pin Function	. 31
7.	Command Operation	. 33
8.	Functional Description	. 37



1.Ordering Information

Part Number	Organization	Internal	Speed bin	Package	RH-Free
Purt Number	(words x bits)	Banks	(CL-nRCD-nRP)	Рискиуе	кп-ггее
A3T4GF30BBF-JRL		8	DDR3L-2133 (14-14-14)		
A3T4GF30BBF-JR/-JRI/-JRA	512M × 8	8	DDR3-2133 (14-14-14)	78-ball FBGA	Yes
A3T4GF30BBF-HP/-HPI/-HPA		8	DDR3/DDR3L-1866 (13-13-13)		
A3T4GF30BBF-HPL/-HPLI/-HPLA *1		8	DDR3L-1866 (13-13-13)		
A3T4GF40BBF-JRL		8	DDR3L-2133 (14-14-14)		
A3T4GF40BBF-JR/-JRI/-JRA	256M × 16	8	DDR3-2133 (14-14-14)	96-ball FBGA	Yes
A3T4GF40BBF-HP/-HPI/-HPA	250 * 20	8	DDR3/DDR3L-1866 (13-13-13)	30 24	. 65
A3T4GF40BBF-HPL/-HPLI/-HPLA *1		8	DDR3L-1866 (13-13-13)		

Note: 1. Not for new design





2.Package Ball Assignment

	78-ball, FBGA (x8 organizations)									6 ball, FBG 6 organizati				
	1	2	3	7	8	9	•	_	1	2	3	7	8	9
Α	O vss	VDD	O NC	O NU(/TDQS)	O vss	VDD		A	VDDQ	O DQ13	O DQ15	O DQ12	VDDQ	O vss
В	O vss	VSSQ	O DQ0	OM/TDQS	VSSQ	VDDQ		В	VSSQ	VDD	VSS	/DQSU	O DQ14	VSSQ
С	VDDQ	O DQ2	DQS	O DQ1	O DQ3	VSSQ		С	○ VDDQ	O DQ11	O DQ9	DQSU	O DQ10	VDDQ
D	O VSSQ	O DQ6	O /DQS	VDD	O vss	VSSQ		D	VSSQ	VDDQ	DMU	DQ8	VSSQ	○ VDD
Е	O VREFDQ	VDDQ	O DQ4	O DQ7	O DQ5	VDDQ		E	Vss	VSSQ	O DQ0	O DML	VSSQ	VDDQ
F	O NC	O vss	(RAS	○ ck	O vss	O NC		F	○ VDDQ	O DQ2	DQSL	O DQ1	O DQ3	VSSQ
G	ODT	VDD)CAS)CK	VDD	CKE	,	G	VSSQ	O DQ6	/DQSL	VDD	VSS	○ vssq
Н	O NC	O /cs	/WE	A10(AP)	○ zQ	O NC		н	O VREFDQ	VDDQ	O DQ4	O DQ7	O DQ5	VDDQ
J	O vss	O BA0	O BA2	○ A15	VREFCA	O vss		J	O NC	O vss	(RAS	СК	Vss	O NC
K	VDD	○ A3	O A0	A12(/BC)	O BA1	VDD		к	ODT	VDD	O /CAS	O /CK	VDD	CKE
L	O vss	○ A5	O A2	○ A1	O A4	O vss		L	O NC)cs	₩E	A10(AP)	○ ZQ	O NC
М	○ VDD	O A7	O A9	O A11	O A6	VDD		м	VSS	O BA0	O BA2	O NC	O VREFCA	O vss
N	O vss	/RESET	O A13	O A14	O A8	O vss		N	VDD	○ A3	O A0	A12(/BC)	O BA1	O VDD
							I	Р	O vss	○ A5	O A2	O A1	O A4	O vss
	/xxx indi	icates ac	ctive lov	v signal				R	VDD	O A7	O A9	O A11	O A6	O VDD
								т	O vss	/RESET	O A13	O A14	○ A8	O vss

Pin name	Function	Pin name	Function
AO + - A15 (vo) *3	Address inputs	CK, /CK	Differential clock input
A0 to A15 (x8) *3	A10(AP):Auto precharge	/CS *3	Chip select
A0 to A14 (x16) *3	A12(/BC):Burst chop	/RAS, /CAS, /WE *3	Command input
BA0 to BA2 *3	Bank select	CKE *3	Clock enable
DQ0 to DQ7 (x8)	Data input/output	ODT *3	ODT control
DQ0 to DQ15 (x16)		VDD	Supply voltage for internal
DQS, /DQS (x8)	Differential data strobe	VSS	Ground for internal circuit
DQSU, /DQSU, DQSL, /DQSL (x16)	Differential data strobe	VDDQ	Supply voltage for DQ circuit
DM (x8)	Write data mask	VSSQ	Ground for DQ circuit
DMU, DML (x16)	write data mask	VREFDQ	Reference voltage for DQ
TDQS, /TDQS (x8)	Termination data strobe	VREFCA	Reference voltage for CA
/RESET *3	Active low asynchronous reset	NC *1	No connection
ZQ	Reference pin for ZQ calibration	NII *2	Not Usable

Notes:


- 1. Not internally connected with die
- 2. Don't connect. Internally connected
- 3. Input only pins (address, command, CKE, ODT and /RESET) do not supply termination




3. Package outline drawing

78-ball FBGA

Solder ball: Lead free (Sn-Ag-Cu)



Bottom View




Side View


Curahal	MILI	_IMETEF	RS			
Symbol	MIN.	NOM.	MAX.			
А			1.20			
A1	0.30	0.35	0.40			
A2	0.10	0.15	0.20			
D	7.40	7.50	7.60			
D1	6.	40 BS	С			
Е	10.50	10.60	10.70			
E1	9.	60 BS	С			
b	0.40	0.45	0.50			
eD	0.80 BSC					
еE	0.80 BSC					



96-ball FBGA

Solder ball: Lead free (Sn-Ag-Cu)





Side View

Symbol	MILI	LIMETER	RS
Symbol	MIN.	NOM.	MAX.
А			1.20
A1	0.30	0.35	0.40
A2	0.10	0.15	0.20
D	7.40	7.50	7.60
D1	6.	40 BS	С
E	13.40	13.50	13.60
E1	12	2.00 B	SC
b	0.40	0.45	0.50
еD	0.	80 BS	С
еE	0.	80 BS	С



4. Electrical Specifications

All voltages are referenced to each VSS (GND)

Execute power-up and Initialization sequence before proper device operation can be achieved.

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Power supply voltage	VDD	-0.4 to +1.975	V	1, 3
Power supply voltage for output	VDDQ	-0.4 to +1.975	V	1, 3
Input voltage	VIN	-0.4 to +1.975	V	1
Output voltage	VOUT	-0.4 to +1.975	V	1
Reference voltage	VREFCA	-0.4 to 0.6 x VDD	V	3
Reference voltage for DQ	VREFDQ	-0.4 to 0.6 x VDDQ	V	3
Storage temperature	Tstg	-55 to +150	°C	1, 2
Power dissipation	PD	1.0	W	1
Short circuit output current	IOUT	50	mA	1

Notes:

- 1. Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device.

 This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability
- 2.Storage temperature is the case surface temperature on the center/top side of the DRAM.
- 3.VDD and VDDQ must be within 300mV of each other at all times; and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV

Caution:

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

4.2 Operating Temperature Condition

Product grades	Parameter	Symbol	Rating	Unit	Note
Commercial			0 to +95		
Industrial	Operating case temperature	TC	-40 to +95	°C	1, 2, 3
Automotive grade 2			-40 to +105		

Notes:

- ${\bf 1.} Operating \ temperature \ is \ the \ case \ surface \ temperature \ on \ the \ center/top \ side \ of \ the \ DRAM.$
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0°C to +85°C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between +85°C and +95°C (and +105°C for automotive grade only) case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
 - Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9µs
 - •If Self-refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 bit [A6, A7] = [0, 1]) or enable the optional Auto Self-Refresh mode (MR2 bit [A6, A7] = [1, 0]).



4.3 Recommended DC Operating Conditions

4.3.1 Recommended DC operating Conditions for DDR3L (1.35V)

Parameter	Symbol	min.	typ.	max.	Unit	Note
Supply voltage	VDD	1.283	1.35	1.45	V	1, 2
Supply voltage for DQ	VDDQ	1.283	1.35	1.45	V	1, 2

Notes:


- 1. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of VDD/VDDQ(t) over a very long period of time (e.g. 1sec.)
- 2. If maximum limit is exceeded, input levels shall be governed by DDR3 specifications; Under these supply voltages, the device operates to this DDR3L specification; Once initialized for DDR3L operation, DDR3 operation may only be used if the device is in reset while VDD and VDDQ are changed for DDR3 operation shown as following timing waveform

4.3.2 Recommended DC operating Conditions for DDR3 (1.5V)


Parameter	Symbol	min.	typ.	max.	Unit	Note
Supply voltage	VDD	1.425	1.5	1.575	٧	1, 2
Supply voltage for DQ	VDDQ	1.425	1.5	1.575	V	1, 2

Notes:

- 1. If minimum limit is exceeded, input levels shall be governed by DDR3L specifications
- 2. Under 1.5V operation, the DDR3L device operates to the DDR3 specification under the same speed timings as defined for this device; Once initialized for DDR3 operation, DDR3L operation may only be used if the device in reset while VDD and VDDQ are changed for DDR3L operation shown as below



Note: From time point Td until Tk, NOP or DES commands must be applied between MRS and ZQCL commands





For DDR3 operation

4.4 AC and DC Input Measurement Levels
[Refer to section 8 in JEDEC Standard No. JESD79-3F]

4.5 AC and DC Output Measurement Levels
[Refer to section 9 in JEDEC Standard No. JESD79-3F]

4.6 Address / Command Setup, Hold and Derating
[Refer to section 13.5 in JEDEC Standard No. JESD79-3F]

4.7 Overshoot and Undershoot Specifications

[Refer to section 9.6 in JEDEC Standard No. JESD79-3F]

4.8 Output Driver DC Electrical Characteristics[Refer to section 9.7 in JEDEC Standard No. JESD79-3F]

4.9 On-Die Termination (ODT) Levels and I-V Characteristics
[Refer to section 9.8 in JEDEC Standard No. JESD79-3F]

For DDR3L operation

4.10 1.35 V DDR3L AC and DC Logic Input Levels for Single-Ended Signals
[Refer to section 3 in JEDEC Standard No. JESD79-3-1A.01]

4.11 1.35 V DDR3L Electrical Characteristics and AC Timing
[Refer to section 4 in JEDEC Standard No. JESD79-3-1A.01]

4.12 Address / Command Setup, Hold and Derating
[Refer to section 4.1 in JEDEC Standard No. JESD79-3-1A.01]

4.13 Data Setup, Hold and Slew Rate Derating
[Refer to section 4.2 in JEDEC Standard No. JESD79-3-1A.01]

4.14 Overshoot and Undershoot Specifications
[Refer to section 9.6 in JEDEC Standard No. JESD79-3F]

4.15 1.35V DDR3L Output Driver DC Electrical Characteristics
[Refer to section 6 in JEDEC Standard No. JESD79-3-1A.01]


4.16 1.35V DDR3L On-Die Termination (ODT) Levels and I-V Characteristics [Refer to section 7 in JEDEC Standard No. JESD79-3-1A.01]

4.17 1.35 V DDR3L Single Ended Output Slew Rate
[Refer to section 8 in JEDEC Standard No. JESD79-3-1A.01]

4.18 1.35 V Differential Output Slew Rate
[Refer to section 9 in JEDEC Standard No. JESD79-3-1A.01]

4.19 1.35 V DDR3L AC and DC Logic Input Levels for Differential Signals
[Refer to section 10 in JEDEC Standard No. JESD79-3-1A.01]


4.20 Differential Input Cross point voltage
[Refer to section 11 in JEDEC Standard No. JESD79-3-1A.01]





4.21 DQS Output Cross point voltage

[Refer to section 12 in JEDEC Standard No. JESD79-3-1A.01]





4.22 DC Characteristics

Do wa ma aka w	Company of	Data rate	x8 (1.35V)	x8 (1.5V)	x16 (1.35V)	x16 (1.5V)	l lmia	Natas
Parameter	Symbol	(Mbps)	max.	max.	max.	max.	Unit	Notes
0		2133	51	51	61	61		
Operating current (ACT-PRE)	IDD0	1866	49	49	59	59	mA	
(ACI-PRE)		1600	47	47	57	57		
		2133	67	67	87	87		
Operating current	IDD1	1866	64	64	84	84	mA	
(ACT-READ-PRE)		1600	61	61	81	81		
		2133	8	8	8	8		
	IDD2P0	1866	8	8	8	8	mA	Slow PD Exit
Precharge power-down		1600	8	8	8	8		
Standby current		2133	18	18	18	18		
,,	IDD2P1	1866	16	16	16	16	mA	Fast PD Exit
	1002.1	1600	14	14	14	14		Tustib Exit
		2133						
Precharge quiet standby	IDD2Q		28	28	28	28	mA	
Current	IDDZQ	1866	26	26	26	26	IIIA	
		1600	24	24	24	24		
Durahana akandhu suma ak	IDDAN	2133	28	28	28	28	4	
Precharge standby current	IDD2N	1866	26	26	26	26	mA	
		1600	24	24	24	24		
Precharge standby current		2133	32	32	35	35		
ODT current	IDD2NT	1866	30	30	33	33	mA	
		1600	28	28	31	31		
Active power-down current		2133	30	30	30	30		
(Always fast exit)	IDD3P	1866	28	28	28	28	mA	
,		1600	26	26	26	26		
		2133	34	34	42	42		
Active standby current	IDD3N	1866	32	32	40	40	mA	
		1600	30	30	38	38		
On a wation of accompany (Bureat		2133	165	165	175	175		
Operating current (Burst read operating)	IDD4R	1866	155	155	165	165	mA	
read operating)		1600	145	145	155	155		
0		2133	165	165	175	175		
Operating current (Burst	IDD4W	1866	155	155	165	165	mA	
write operating)		1600	145	145	155	155		
		2133	180	180	180	180		
Burst refresh current	IDD5B	1866	175	175	175	175	mA	
		1600	170	170	170	170		
		2133	170	170	170	170		
Self-Refresh current	IDD6	1866	12	12	12	12	mA	
Normal temperature range		1600	1					
		2133						
Self-Refresh current	IDD6E		15	15	15	15	mA	
Extended temperature range	IDDOL	1866	1.5	10	1.0	13	IIIA	
-		1600	200	200	240	240		
All bank interleave read	1007	2133	200	200	210	210	m ^	
current	IDD7	1866	190	190	200	200	mA	
		1600	180	180	190	190		
		2133	.					
RESET low current	ow current IDD8	1866	Idd2P+2mA	Idd2P+2mA	Idd2P+2mA	Idd2P+2mA	mA	
		1600						



Notes:

- •Enabling ASR could increase IDDx by up to an additional 2mA.
- •The IDD values must be derated (increased) on Industrial and Automotive grade devices when operated outside of the range $0^{\circ}C \le TC \le +85^{\circ}C$:
 - i. When TC < 0°C: IDD2P0, IDD2P1 and IDD3P must be derated by 4%; IDD4R and IDD4W must be derated by 2%; and IDD6, IDD6ET and IDD7 must be derated by 7%.
 - ii. When TC > 85°C: IDD0, IDD1, IDD2N, IDD2NT, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, and IDD5B must be derated by 2%; IDD2Px must be derated by 30%.
- For Automotive grade products, when TC > 95°C, all IDD excepting IDD6 must be increased by 20%

[Refer to section 10 in JEDEC Standard No. JESD79-3F for detailed test condition]



4.23 Pin Capacitance(TC = 25°C, VDD, VDDQ = $1.5V \pm 0.075V$)

Parameter	Symbol	DDR3	-1066	DDR3-1333		DDR3-1600		DDR3-1866		DDR3	-2133	Unit	Notes
Farameter	Зуппон	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Oill	Notes
Input/output capacitance	C_{10}	1.4	2.7	1.4	2.5	1.4	2.3	1.4	2.2	1.4	2.1	pF	1, 2
Input capacitance, CK and /CK	C _{CK}	0.8	1.6	0.8	1.4	0.8	1.4	0.8	1.3	0.8	1.3	pF	2
Input capacitance delta, CK and /CK	C_{DCK}	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	pF	2, 3
Input/output capacitance delta, DQS and /DQS	C_{DDQS}	0	0.2	0	0.15	0	0.15	0	0.15	0	0.15	pF	2, 4
Input capacitance, (control, address, command, inputonly pins)	Cı	0.75	1.35	0.75	1.3	0.75	1.3	0.75	1.2	0.75	1.2	pF	2, 5
Input capacitance delta, (all control input-only pins)	C_{DI_CTRL}	-0.5	0.3	-0.4	0.2	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	2, 6, 7
Input capacitance delta, (all address/command input-only pins)	$C_{DI_ADD_CMD}$	-0.5	0.5	-0.4	0.4	-0.4	0.4	-0.4	0.4	-0.4	0.4	рF	2, 8, 9
Input/output capacitance delta, DQ, DM, DQS, /DQS, TDQS, /TDQS	C_{DIO}	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2, 10
Input/output capacitance of ZQ pin	C_{ZQ}	-	3	-	3	-	3	-	3	-	3	pF	2, 11

Notes:

- 1. Although the DM, TDQS and /TDQS pins have different functions, the loading matches DQ and DQS
- 2.VDD, VDDQ, VSS, VSSQ applied and all other pins floating (excepting the pin under test, CKE, /RESET and ODT as necessary). VDD = VDDQ =1.5V, VBIAS=VDD/2 and on die termination off.
- 3. Absolute value of CCK(CK) CCK(/CK)
- 4. Absolute value of CIO(DQS) CIO(/DQS)
- 5. CI applies to ODT, /CS, CKE, A0-A15, BA0-BA2, /RAS, /CAS and /WE
- 6.CDI_CTRL applies to ODT, /CS and CKE.
- $7.CDI_CTRL = CI(CTRL) 0.5 \times (CI(CK) + CI(/CK))$
- 8.CDI_ADD_CMD applies to A0-A15, BA0-BA2, /RAS, /CAS and /WE
- $9.CDI_ADD_CMD = CI(ADD_CMD) 0.5 \times (CI(CK) + CI(/CK))$
- $10.CDIO = CIO(DQ, DM) 0.5 \times (CIO(DQS) + CIO(/DQS))$
- 11. Maximum external load capacitance on ZQ pin: 5pF



4.24 Pin Capacitance(TC = 25°C, VDD, VDDQ = 1.35V)

Parameter	Symbol	DDR3	L-1600	DDR3L-1866		DDR3L-2133		Unit	Notes
ratameter	Syllibol	Min	Max	Min	Max	Min	Max	pF pF pF pF pF	Notes
Input capacitance, CK and /CK	C_CK	0.8	1.4	0.8	1.3	0.8	1.3	pF	2
Input capacitance delta, CK and /CK	C_{DCK}	0	0.15	0	0.15	0	0.15	pF	2, 3
Input/output capacitance	C _{IO}	1.4	2.2	1.4	2.1	1.4	2.1	pF	1, 2
Input/output capacitance delta, DQS and /DQS	C _{DDQS}	0	0.15	0	0.15	0	0.15	pF	2, 4
Input/output capacitance delta, DQ, DM, DQS, /DQS, TDQS, /TDQS	C _{DIO}	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2, 10
Input capacitance, (control, address, command, input-only pins)	Cı	0.75	1.2	0.75	1.2	0.75	1.2	pF	2, 5
Input capacitance delta, (all control input-only pins)	C_{DI_CTRL}	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	2, 6, 7
Input capacitance delta, (all address/command input-only pins)	C _{DI_ADD_CMD}	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	2, 8, 9
ZQ pin capacitance	C_{ZQ}	-	3.0	-	3.0	-	3.0	pF	2
Reset pin capacitance	C_RE	-	3.0	-	3.0	-	3.0	pF	

- 1. Although the DM, TDQS and /TDQS pins have different functions, the loading matches DQ and DQS
- 2. VDD, VDDQ, VSS, VSSQ applied and all other pins floating (excepting the pin under test, CKE, /RESET and ODT as necessary). VDD = VDDQ =1.35V, VBIAS=VDD/2 and on die termination off.
- 3. Absolute value of CCK(CK) CCK(/CK)
- 4. Absolute value of CIO(DQS) CIO(/DQS)
- 5. CI applies to ODT, /CS, CKE, A0-A15, BA0-BA2, /RAS, /CAS and /WE
- 6.CDI_CTRL applies to ODT, /CS and CKE.
- $7.CDI_CTRL = CI(CTRL) 0.5 \times (CI(CK) + CI(/CK))$
- 8.CDI ADD CMD applies to A0-A15, BA0-BA2, /RAS, /CAS and /WE
- $9.CDI_ADD_CMD = CI(ADD_CMD) 0.5 \times (CI(CK) + CI(/CK))$
- $10. CDIO = CIO(DQ, DM) 0.5 \times (CIO(DQS) + CIO(/DQS))$



4.25 Standard Speed Bins

	Speed Bin		DDR3	-1333	DDR3	-1600	DDR3	-1866	DDR3	-2133	
	CL-nRCD-nRP		9-9	9-9	11-1	1-11	13-1	3-13	14-1	4-14	Unit
	Parameter	Symobl	min.	max.	min.	max.	min.	max.	min.	max.	
Internal	read command to first data	tAA	13.5 (13.125)*	20.0	13.75 (13.125)*	20.0	13.91 (13.125)*	20.0	13.09	20.0	ns
ACT to	internal read or write delay time	tRCD	13.5	-	13.75	-	13.91	-	13.09	-	ns
PRE	E command period	tRP	(13.125)* 13.5	_	(13.125)* 13.75	-	(13.125)* 13.91	-	13.09	-	ns
ACT to	ACT or REF command	tRC	(13.125)* 49.5		(13.125)* 48.75		(13.125)* 47.91		46.09		ns
	period	trc	(49.125)*		(48.125)*	-	(47.125)*	-	46.09	-	115
ACT to	PRE command period	tRAS	36	9 x tREFI	35	9 x tREFI	34	9 x tREFI	33	9 x tREFI	ns
CL=5	CWL = 5	tCK (avg)	3.0	3.3	3.0	3.3	3.0	3.3	3.0	3.3	ns
	CWL = 6, 7, 8, 9	tCK (avg)		rved		rved		rved	Rese	rved	ns
CL=6	CWL = 5	tCK (avg)	2.5	3.3	2.5	3.3	2.5	3.3	2.5	3.3	ns
	CWL = 6	tCK (avg)	Rese	erved	Rese	rved	Rese	rved	Rese	rved	ns
	CWL = 7, 8, 9	tCK (avg)	Rese	erved	Rese	rved	Rese	rved	Rese	rved	ns
CL=7	CWL = 5	tCK (avg)	Rese	erved	Rese	rved	Rese	erved	Rese	rved	ns
	CWL = 6	tCK (avg)	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns
	CWL = 7, 8, 9, 10	tCK (avg)	Rese	rved	Rese	rved	Rese	rved	Rese	rved	ns
CL=8	CWL = 5	tCK (avg)	Rese	erved	Rese	rved	Rese	rved	Rese	rved	ns
	CWL = 6	tCK (avg)	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns
	CWL = 7, 8, 9, 10	tCK (avg)	Rese	rved	Rese	rved	Rese	rved	Rese	rved	ns
CL=9	CWL = 5, 6	tCK (avg)	Rese	rved	Rese	rved	Rese	rved	Rese	rved	ns
	CWL = 7	tCK (avg)	1.5	<1.875	1.5	<1.875	1.5	<1.875	1.5	<1.875	ns
	CWL = 8, 9, 10	tCK (avg)	Rese	erved	Rese	rved	Rese	rved	Rese	rved	ns
CL=10	CWL = 5, 6	tCK (avg)	Rese	erved	Rese	rved	Rese	rved	Rese	rved	ns
	CWL = 7	tCK (avg)	1.5	<1.875	1.5	<1.875	1.5	<1.875	1.5	<1.875	ns
	CWL = 8, 9, 10	tCK (avg)	Rese	rved	Rese	rved	Rese	rved	Rese	rved	ns
CL=11	CWL = 5, 6, 7	tCK (avg)	Rese	rved	Rese	rved	Rese	rved	Rese	rved	ns
	CWL= 8	tCK (avg)	Rese	rved	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
	CWL= 9, 10	tCK (avg)	Rese	erved	Rese	rved	Rese	rved	Rese	rved	ns
CL=12	CWL = 5, 6, 7, 8, 9, 10	tCK (avg)	Rese	rved	Rese	rved	Rese	rved	Rese	rved	ns
	CWL = 5, 6, 7, 8	tCK (avg)	Rese	rved	Rese	rved	Rese	rved	Rese	rved	ns
CL=13	CWL= 9	tCK (avg)	Rese	rved	Rese	rved	1.07	<1.25	1.07	<1.25	ns
	CWL= 10	tCK (avg)	Rese	rved	Rese	rved	Rese	rved	Rese	rved	ns
CL=14	CWL= 5, 6, 7, 8, 9	tCK (avg)	Rese	erved	Rese	rved	Rese	rved	Rese	rved	ns
CL=14	CWL= 10	tCK (avg)	Rese	erved	Rese	rved	Rese	rved	0.938	<1.07	ns
	Supported CL setting	gs	5, 6, 7,	8, 9, 10	5, 6, 7, 8,	9, 10, 11	5, 6, 7, 8, 9	, 10, 11, 13	5, 6, 7, 8, 13,		nCK
	Supported CWL setting	igs	5, (6, 7	5, 6,	7, 8	5, 6,	7, 8, 9	5, 6, 7,	8, 9, 10	nCK

Note:

•For devices supporting optional down binning to CL=7 and CL=9, tAA/tRCD/tRPmin must be 13.125 ns. SPD settings must be programmed to match. For example, DDR3-1333 devices supporting down binning to DDR3-1066 should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600 devices supporting down binning to DDR3-1333 or DDR3-1066 should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accordingly. For example, 49.125ns (tRASmin + tRPmin = 36 ns + 13.125 ns) for DDR3-1333 and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1600.

[Refer to section 12.3 in JEDEC Standard No. JESD79-3F]




4.26 AC Characteristics (TC = 25°C, VDD, VDDQ = $1.5V \pm 0.075V$)

			Data	Rate	Unit
Parameter	Symbol	min/max	1866	2133	MT/s
Max. Frequency			933	1066	MHz
	Clock Timi	ng			
	. 644	min	1070	938	ps
Average clock period	tCK(avg)	max	3333		ps
Minimum clock cycle time	tCK(DLL-off)	min		8	ns
·		min	0.	47	
Average High pulse width	tCH(avg)	max	0.	53	tCK(avg)
		min	0.	47	
Average Low pulse width	tCL(avg)	max		53	tCK(avg)
		min	_	+ t _{JIT} (per)min	ns
Absolute clock period	tCK(abs)	max		+ t _{JIT} (per)max	ns
Absolute High clock pulse width	tCH(abs)	min		43	tCK(avg)
Absolute Low clock pulse width	tCL(abs)	min	_	43	tCK(avg)
•	and Address Ti		_		tck(avg)
Active to read/write	tRCD	min		bins table	nc
					ns
Precharge command period	tRP	min		bins table	ns
Active to active/auto-refresh	tRC	min	-	bins table	ns
Active to precharge	tRAS	min		bins table	ns
		max	see speed	bins table	ns
Control and Address input pulse width for each input	tIPW	min	535	470	ps
Active bank A to Active bank B (x8)	tRRD (x8)	min	max(4nCK, 5ns)	max(4nCK, 5ns)	_
Active bank A to Active bank B (x16)	tRRD (x16)	min	max(4nCK, 6ns)	max(4nCK, 6ns)	_
Four active window (x8)	tFAW (x8)	min	27	25	ns
Four active window (x16)	tFAW (x16)	min	35	35	
Address and control input hold time	tIH(base)	111111	33	33	ns
(VIH/VIL (DC100) levels)	DC100	min	100	95	ps
Address and control input setup time	tIS(base)				
(VIH/VIL (AC175) levels)	AC175	min	-	-	ps
Address and control input setup time	tIS(base)	min			nc
(VIH/VIL (AC150) levels)	AC150	111111	-	_	ps
Address and control input setup time	tIS(base)	min	150	135	ps
(VIH/VIL (AC125) levels)	AC125				·
/CAS to /CAS command delay	tCCD	min		4	nCK
Mode register set command cycle time	tMRD	min		4	nCK
Mode register set command update delay	tMOD	min	max(12n	CK, 15ns)	-
Write recovery time	tWR	min	1	.5	ns
Auto precharge write recovery + precharge time	tDAL	min	WR + RU (tf	RP/tCK(avg))	nCK
Multi-Purpose register Recovery time	tMPRR	min		1	nCK
Internal write to read command delay	tWTR	min	max(4n0	CK, 7.5ns)	-
Internal read to precharge command delay	tRTP	min		CK, 7.5ns)	-
Exit reset from CKE high to a valid command	tXPR	min		FC(min)+10ns)	_
DLL locking time	tDLLK	min		12	nCK



			Data	Rate	Unit
Parameter	Symbol	min/max	1333	1600	MT/s
Max. Frequency			667	800	MHz
	Clock Timi	i <u> </u>			1
		min	1500	1250	ps
Average clock period	tCK(avg)	max		333	ps
Minimum clock cycle time	tCK(DLL-off)	min		8	ns
Willimidit clock cycle time	tck(DLL-011)			.47	113
Average High pulse width	tCH(avg)	min			tCK(avg
		max		53	
Average Low pulse width	tCL(avg)	min		47	tCK(avg
		max		.53	
Absolute clock period	tCK(abs)	min		+ t _{JIT} (per)min	ns
	(, , ,	max	t _{CK} (avg)max	+ t _{JIT} (per)max	ns
Absolute High clock pulse width	tCH(abs)	min	0.	43	tCK(avg
Absolute Low clock pulse width	tCL(abs)	min	0.	.43	tCK(avg
Command	and Address Ti	ming Paran	neters		
Active to read/write	tRCD	min	see speed	l bins table	ns
Precharge command period	tRP	min	see speed	l bins table	ns
Active to active/auto-refresh	tRC	min	see speed	l bins table	ns
		min	see speed bins table		ns
Active to precharge	tRAS	max	· · · · · · · · · · · · · · · · · · ·	bins table	ns
Control and Address input pulse width for each		IIIax	Jee Speed	I bills tuble	113
input	tIPW	min	620	560	ps
Active bank A to Active bank B (x8)	tRRD (x8)	min	max(4n	CK, 6ns)	_
Active bank A to Active bank B (x16)	tRRD (x16)	min		CK, 7.5ns)	_
Four active window (x8)	tFAW (x8)	min	30	30	ns
· · ·	` _		45	40	
Four active window (x16) Address and control input hold time	tFAW (x16) tIH(base)	min	45	40	ns
(VIH/VIL (DC100) levels)	DC100	min	140	120	ps
Address and control input setup time	tIS(base)				
(VIH/VIL (AC175) levels)	AC175	min	65	45	ps
Address and control input setup time	tIS(base)		100	170	
(VIH/VIL (AC150) levels)	AC150	min	190	170	ps
Address and control input setup time	tIS(base)	min	_	_	nc
(VIH/VIL (AC125) levels)	AC125	111111	_	_	ps
/CAS to /CAS command delay	tCCD	min		4	nCK
Mode register set command cycle time	tMRD	min		4	nCK
Mode register set command update delay	tMOD	min	max(12n	CK, 15ns)	-
Write recovery time	tWR	min	1	15	ns
Auto precharge write recovery + precharge time	tDAL	min	WR + RU (ti	RP/tCK(avg))	nCK
Multi-Purpose register Recovery time	tMPRR	min		1	nCK
Internal write to read command delay	tWTR	min		 CK, 7.5ns)	-
Internal read to precharge command delay	tRTP	min		CK, 7.5ns)	_
	1			-	1
Exit reset from CKE high to a valid command	tXPR	min		FC(min)+10ns)	
DLL locking time	tDLLK	min	5	12	nCK





Parameter	Symbol	min/max	Data	Rate	Unit
Parameter	Syllibol	miny max	1866	2133	MT/s
Max. Frequency			933	1066	MHz
]	OQ input Parar	neters			
DQ and DM input hold time	tDH(base)	min	70	55	ps
(VIH/VIL (DC100) levels; SR=2V/ns)	DC100	111111	70	33	μs
DQ and DM input setup time	tDS(base)	min	-	_	ps
(VIH/VIL (AC150) levels)	AC150				1
DQ and DM input setup time	tDS(base)	min	68	53	ps
(VIH/VIL (AC135) levels; SR=2V/ns) DQ and DM input pulse width for each input	AC135 tDIPW	min	320	280	nc
		min	320	280	ps
	Q output Para	Г	0-		1
DQS, /DQS to DQ skew, per group, per access	tDQSQ	max	85	75	ps
DQ output hold time from DQS, /DQS	tQH	min		38	tCK(avg)
DQ high-impedance time	tHZ(DQ)	max	195	180	ps
DQ low-impedance time	tLZ(DQ)	min	-390	-360	ps
De low impedance time	122(00)	max	195	180	ps
DQs	strobe input Pa	arameters			
DQS latching rising transitions to associated	+DOCC	min	-0.27	-0.27	tCK(avg)
clock edge	tDQSS	max	0.27	0.27	tCK(avg)
DOC insert high modes width	+DOCII	min	0.	45	tCK(avg)
DQS input high pulse width	tDQSH	max	0.	55	tCK(avg)
		min	0.	45	tCK(avg)
DQS input low pulse width	tDQSL	max	0.	55	tCK(avg)
DQS falling edge hold time from rising CK	tDSH	min	0.18	0.18	tCK(avg)
DQS falling edge setup time from rising CK	tDSS	min	0.18	0.18	tCK(avg)
Write preamble	tWPRE	min		.9	tCK(avg)
Write postamble	tWPST	min		.3	tCK(avg)
·	trobe output P			.5	ter(avg)
DQS, /DQS rising edge output access time from		min	-195	-180	ps
rising CK, /CK	tDQSCK	max	195	180	<u> </u>
DQS output high time	tQSH	min		.4	ps tCK(avg)
				.4	
DQS output low time DQS, /DQS high-impedance time	tQSL	min	0	.4 I	tCK(avg)
(RL + BL/2 reference)	tHZ(DQS)	max	195	180	ps
DQS, /DQS high-impedance time		min	-390	-360	ps
(RL + BL/2 reference)	tLZ(DQS)	max	195	180	ps
Read preamble	tRPRE	min		.9	tCK(avg)
·			<u> </u>		. 0,
Read postamble	tRPST	min	0	.3	tCK(avg)





Darameter	Symbol	min/max	Data	Rate	Unit
Parameter	Зутьот	minymax	1333	1600	MT/s
Max. Frequency			667	800	MHz
	DQ input Parar	neters			
DQ and DM input hold time	tDH(base)	min	65	45	ps
(VIH/VIL (DC100) levels; SR=1V/ns)	DC100	1111111	05	43	μs
DQ and DM input setup time	tDS(base)	min	30	10	ps
(VIH/VIL (AC150) levels; SR=1V/ns)	AC150				
DQ and DM input setup time	tDS(base)	min	60	40	ps
(VIH/VIL (AC135) levels; SR=1V/ns) DQ and DM input pulse width for each input	AC135 tDIPW	min	400	360	nc
		min	400	300	ps
	Q output Para	T T	105	100	
DQS, /DQS to DQ skew, per group, per access	tDQSQ	max	125	100	ps
DQ output hold time from DQS, /DQS	tQH	min		.38	tCK(avg)
DQ high-impedance time	tHZ(DQ)	max	250	225	ps
DQ low-impedance time	tLZ(DQ)	min	-500	-450	ps
De low impedance time	τεε(σα)	max	250	225	ps
DQ:	strobe input P	arameters			
DQS latching rising transitions to associated	+DOCC	min	-0.25	-0.27	tCK(avg)
clock edge	tDQSS	max	0.25	0.27	tCK(avg)
DOC in contract to the contract of the	*DOC11	min	0.	45	tCK(avg)
DQS input high pulse width	tDQSH	max	0.	.55	tCK(avg)
		min	0.	45	tCK(avg)
DQS input low pulse width	tDQSL	max	0.	.55	tCK(avg)
DQS falling edge hold time from rising CK	tDSH	min	0.2	0.18	tCK(avg)
DQS falling edge setup time from rising CK	tDSS	min	0.2	0.18	tCK(avg)
Write preamble	tWPRE	min		.9	tCK(avg)
Write postamble	tWPST	min		1.3	tCK(avg)
-	trobe output F				ter(avg)
DQS, /DQS rising edge output access time from		min	-255	-225	ps
rising CK, /CK	tDQSCK	max	255	225	ps
	tQSH			.4	
DQS output low time	tQSL	min		1.4	tCK(avg)
DQS output low time DQS, /DQS high-impedance time	iŲSL	min	U		tCK(avg)
(RL + BL/2 reference)	tHZ(DQS)	max	250	225	ps
DQS, /DQS high-impedance time		min	-500	-450	ps
(RL + BL/2 reference)	tLZ(DQS)	max	250	225	ps
Read preamble	tRPRE	min		.9	tCK(avg)
·				1.3	, 0,
Read postamble	tRPST	min	0	1.5	tCK(avg)




Timing of ACT command to power-down entry Timing of ACT command to power-down entry Timing of Precharge/Precharge ALL command to power-down entry Timing of Precharge/Precharge ALL command to power-down entry Timing of Read/Read with auto-precharge command to power-down entry Timing of Write command to power-down entry (BLSOTF, BLBMRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BLSOTF, BLBMRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BLSOTF, BLBMRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BLSOTF, BLBMRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BLSOTF, BLBMRS, BC4OTF) Timing of Mrite with auto-precharge command to power-down entry (BLSOTF, BLBMRS, BC4OTF) Timing of Mrite with auto-precharge command to power-down entry (BLSOTF, BLBMRS, BC4OTF) Timing of Mrite with auto-precharge command to power-down entry (BLSOTF, BLBMRS, BC4OTF) Timing of Mrite with auto-precharge command to power-down entry (BLSOTF, BLBMRS, BC4OTF) Timing of Mrite with auto-precharge command to power-down entry (BLSOTF, BLBMRS, BC4OTF) Timing of Mrite with auto-precharge command to power-down entry (BLSOTF, BLBMRS, BC4OTF) Timing of Mrite with auto-precharge command to power-down entry (BLSOTF, BLBMRS, BC4OTF) Timing of Write with auto-precharge command to power-down with DLL forcen to command requiring a locked DLL Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit precharge power-down with DLL frozen to command requiring a locked DLL				Data	Rate	Unit
Timing of ACT command to power-down entry Timing of Precharge/Precharge ALL command to power-down entry Timing of Precharge/Precharge ALL command to power-down entry Timing of Read/Read with auto-precharge command to power-down entry Timing of Write command to power-down entry (BL8OTF, BL8MRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of REF command to power-down entry Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit power-down with DLL frozen to command requiring a locked DLL CKE minimum pulse width (high and low pulse width) (high and low pulse width) (high and low pulse width of the power-down entry) Exit power-down entry to exit timing Command pass disable delay ODT to power-down entry/exit latency TARPDED TRIP DEM TREFPDEN TIMING OF REF COMMAND TREFPDEN TIMING OF REF COMMAND TREFPDEN TIMING OF REF COMMAND TREFPDEN TIMING OF REF CK(Kavg) TREFPDEN TREFPDEN TIMING OF REF CK(Kavg) TREFPDEN TIMING OK TRE CK(Kavg) TREFPDEN TIMING OK TRE CK(Kavg) TREFP	Parameter Parameter	Symbol	min/max	1866	2133	MT/s
Power-down Entry Parameters Timing of ACT command to power-down entry Timing of Precharge/Precharge ALL command to power-down entry Timing of Precharge/Precharge ALL command to power-down entry Timing of Read/Read with auto-precharge command to power-down entry Timing of Write command to power-down entry (BLOAMRS) Timing of Write command to power-down entry (BLOAMRS) Timing of Write with auto-precharge command to power-down entry (BLOAMRS) Timing of Write with auto-precharge command to power-down entry (BLOAMRS) Timing of Write with auto-precharge command to power-down entry (BLOAMRS) Timing of Write with auto-precharge command to power-down entry (BLOAMRS) Timing of REF command to power-down entry Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit precharge power-down with DLL frozen to command requiring a locked DLL EXEX precharge power-down with DLL frozen to command snot requiring a locked DLL EXEX minimum pulse width (high and low pulse width) Thing and low pulse width (high and low pulse width) Thing and low pulse width Thing and	Max. Frequency			933	1066	MHz
Timing of ACT command to power-down entry Timing of Precharge/Precharge ALL command to power-down entry Timing of Precharge/Precharge ALL command to power-down entry Timing of Read/Read with auto-precharge command to power-down entry (BL80TF, BL8MRS, BC40TF) Timing of Write command to power-down entry (BL80TF, BL8MRS, BC40TF) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BL80TF, BL8MRS, BC40TF) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry Timing of Write with auto-precharge command to power-down entry Timing of Write with auto-precharge command to power-down entry Timing of Write with auto-precharge command to power-down entry Timing of Write with auto-precharge command to power-down entry Timing of Write with auto-precharge command to power-down entry Timing of Write with auto-precharge command to power-down entry Timing of Write with auto-precharge command to power-down entry Timing of Write with auto-precharge command to power-down entry Timing of Write with auto-precharge command to power-down entry Timing of Write with auto-precharge command to power-down entry Timing of Write with auto-precharge command to power-down entry Timing of Write with auto-precharge command to power-down with DLL frozen to town auto-precharge t		down Entry Pa	rameters			
Timing of Precharge/Precharge ALL command to power-down entry. Timing of Read/Read with auto-precharge command to power-down entry (BLBOTF, BLBMRS, BC40TF) Timing of Write command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of BW ite with auto-precharge command to power-down entry (BC4MRS) Timing of BW ite with auto-precharge command to power-down entry (BC4MRS) Timing of BW ite with auto-precharge command to power-down entry town with DLL frozen to command requiring a locked DLL Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL Exit power-down entry to exit timing tpD Topower-down entry to exit timing tpD Topower-down entry to exit timing tpD Topower-down entry (Exit precharge power-down entry to exit timing tpD Topower-down entry/exit latency Topower-down entry to exit timing Topower-down entry/exit latency Topower-down entry to exit timing Topower-down entry (TC ≤ +85°C) Topower-down entry (TC ≤ +85°C) Topower-down entry (TC ≤ +85°C) Topower-down entry to exit timing Topower-down entry Topowe			ı	1	2	nCK
power-down entry Timing of Read/Read with auto-precharge command to power-down entry (BLBOTT, BLBMRS, BC4OTF) Timing of Write command to power-down entry (BLBOTT, BLBMRS, BC4OTF) Timing of Write command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BLBOTF, BLBMRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BLBOTF, BLBMRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Ref command to power-down entry Timing of Ref comman	Timing of Precharge/Precharge ALL command to	+DDDDEN		4	2	CI/
to power-down entry Timing of Write command to power-down entry (BLBOTF, BLBMRS, BC4DTF) Timing of Write command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of RFF command to power-down entry Timing of RFF command to power-down entry Timing of RFF command to power-down entry Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit power-down with DLL frozen to command requiring a locked DLL Exit power-down with DLL frozen to command not requiring a locked DLL CKE minimum pulse width (high and low pulse width) (high and low pulse width) (high and low pulse width) Power-down entry to exit timing Command pass disable delay CCMPDED Thing of MRS (SCK, Sns) Tock Timing of MRS (SCK, Sns) Tock Timing of Write with auto-precharge command to power-down entry to exit timing Tock Tock Timing of Write with auto-precharge command to power-down entry Tock Timing of Write with auto-precharge command to power-down entry Tock Timing of Write with auto-precharge command to power-down entry Tock Timing of Write with auto-precharge command to power-down entry Tock Timing of Write with auto-precharge command to power-down entry Tock Timing of Write with auto-precharge command to power-down entry Tock Tock Timing of Write with auto-precharge command to power-down entry Tock Tock Timing of Write with auto-precharge command to power-down entry Tock Tock Timing of Write with auto-precharge command to power-down entry Tock Tock Timing of Write with auto-precharge command to power-down entry Tock Tock Timing of Write with auto-precharge command to power-down entry Tock T	power-down entry	TPRPDEN	min	1	2	nck
to power-down entry (BLBOTF, BLBMRS, BC4OTF) Timing of Write command to power-down entry (BLBOTF, BLBMRS, BC4OTF) Timing of Write command to power-down entry (BLBOTF, BLBMRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BLBOTF, BLBMRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BLBOTF, BLBMRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BLBOTF, BLBMRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of MRS command to power-down with DLL frozen to (BC4MRS) Timing of MRS command to power-down with DLL frozen to (BC4MRS) Timing of MRS command to power-down with DLL frozen to (BC4MRS) Timing of MRS command to power-down with DLL frozen to (BC4MRS) Timing of MRS command to power-down with DLL frozen to (BC4MRS) Timing of MRS command to power-down entry to exit timing Timing of MRS command to power-down entry (BC4MRS) Tim	Timing of Read/Read with auto-precharge command	tRDPDFN	min	RI -	-4 +1	nCK
Timing of Write command to power-down entry (BL8OTF, BL8MRS, BC4OTF) Timing of Write command to power-down entry (BL8OTF, BL8MRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BL8OTF, BL8MRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BL8OTF, BL8MRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BC4MRS) min WL + 2 + WR + 1 nCK	to power-down entry	CIOI DEIN	******			nek
Timing of Write command to power-down entry (BC4MRS) min WL + 2 + twR/tCK(avg) nCK min WL + 4 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min WL + 2 + WR + 1 nCK min twK + 2 + WR + 1 nCK nCK min twK + 2 + WR + 1 nCK nCK min twK + 2 + WR + 1 nCK nCK min twK + 2 + WR + 1 nCK nCK min twK + 2 + WR + 1 nCK nCK min twK + 2 + WR + 1 nCK min twK + 2 + WR + 1 nCK nCK min			min	WL + 4 + t\	VR/tCK(avg)	nCK
Timing of Write with auto-precharge command to power-down entry (BL8OTF, BL8MRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of REF command to power-down entry Timing of REF command to power-down entry Timing of MRS command to power-down entry T	Timing of Write command to nower-down entry	tWRPDEN				
Timing of Write with auto-precharge command to power-down entry (BL8OTF, BL8MRS, BC4OTF) Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of REF command to power-down entry transport training of MRS command training a locked DLL forzen to command requiring a locked DLL forzen to training a locked DLL on to any valid command; Exit precharge power-down with DLL forzen to commands not requiring a locked DLL CKE minimum pulse width (high and low pulse width) Power-down entry to exit timing the power-down entry to exit timing the power-down entry to exit timing the power-down entry to exit timing training trainin			min	WL + 2 + t\	VR/tCK(avg)	nCK
Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of REF command to power-down entry Itmining of REF command to power-down entry Itmining of MRS command to power-down entry to exit timing of MRS command to power-down entry Itmining of MRS command to power-						
Timing of Write with auto-precharge command to power-down entry (BC4MRS) Timing of REF command to power-down entry tREFPDEN min tMDD(min) - Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit precharge power-down with DLL frozen to commands not requiring a locked DLL EXIT precharge power-down with DLL frozen to commands not requiring a locked DLL CKE minimum pulse width (high and low pulse width) Power-down entry to exit timing tCPDED min 2 x x REFI - CODT to power-down entry/exit latency tANPD min WL-1 - CODT to power-down entry/exit latency tANPD min WL-1 - CODT to power-down entry to exit timing tCKEF min Minimum CKE low width for self-refresh entry to exit timing tCKESR min max(5nCK, 10ns) - WS and the commands and trequirement after sele-refresh exit or power-down entry Valid clock requirement after sele-refresh exit or power-down exit exit self-refresh to commands not requiring a locked DLL Timing of MRS command to power-down entry to exit timing tML + 2 + WR + 1			min	WL + 4	+ WR + 1	nCK
Timing of REF command to power-down entry Timing of REF command to power-down entry Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit precharge power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to CKE minimum pulse width (high and low pulse width) Power-down entry to exit timing Typ Typ Typ Typ Typ Typ Typ Ty		tWRAPDEN				
power-down entry (BC4MRS) Timing of REF command to power-down entry Timing of MRS command to power-down entry Timing of MRS command to power-down entry Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL CKE minimum pulse width (high and low pulse width) Power-down entry to exit timing Tepp The max (3nCK, 5ns) The max (3nCK,	Timing of Write with auto-precharge command to		min	WI + 2	+ WR + 1	nCK
Timing of MRS command to power-down entry Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit precharge power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL CKE minimum pulse width (high and low pulse width) Power-down entry to exit timing Command pass disable delay CTPDED TOPED TOP	power-down entry (BC4MRS)				•	
Exit precharge power-down with DLL frozen to command requiring a locked DLL Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL CKE minimum pulse width (high and low pulse width) Power-down entry to exit timing Command pass disable delay CODT to power-down entry/exit latency Refresh Parameters Auto-refresh to Active/auto-refresh command time Average periodic refresh interval (TC \(\text{SE}'\)C) Minimum CKE low width for self-refresh entry to exit timing Valid clock requirement after sele-refresh exit or power-down entry Valid clock requirement before self-refresh exit or power-down exit Exit self-refresh to commands not requiring a locked DLL TXP min max(3nCK, 5ns) max(3nCK, 5ns) max(3nCK, 5ns) max(3nCK, 5ns) max(3nCK, 5ns) - max(3nCK, 5ns) max(3nCK, 5ns) - nax(3nCK, 5ns)		tREFPDEN	min		_	nCK
Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL CKE minimum pulse width (high and low pulse width) Power-down entry to exit timing CODT to power-down entry/exit latency Auto-refresh to Active/auto-refresh command time Average periodic refresh interval (TC > +85°C) Minimum CKE low width for self-refresh entry or power-down entry Valid clock requirement after sele-refresh exit or power-down exit Exit self-refresh to commands not requiring a locked DLL TXP min max(3nCK, 5ns) max(3nCK, 5ns) max(3nCK, 5ns) max(3nCK, 5ns) max(3nCK, 5ns) - not CKEE(min) - TCKE(min) - TCKE(min) - TCKE(min) - TCKE(min) + 1nCK - TCKER min max(5nCK, 10ns) - TCKSRX min max(5nCK, tRFC(min) + 10ns) - max(5nCK, tRFC(min) + 10ns)		tMRSPDEN	min	tMOI	D(min)	-
Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL CKE minimum pulse width (high and low pulse width) Power-down entry to exit timing COMMAND MINIMUM POWER PARAMETER Auto-refresh to Active/auto-refresh command time Average periodic refresh interval (TC \leq +85°C) Average periodic refresh interval (TC \leq +85°C) Minimum CKE low width for self-refresh entry to exit timing Max (SnCK, 5ns) Average periodic refresh interval (TC \leq +85°C) Minimum CKE low width for self-refresh entry to exit timing Average periodic refresh interval (TC \leq +85°C) Minimum CKE low width for self-refresh entry to exit timing Average periodic refresh interval (TC \leq +85°C) Minimum CKE low width for self-refresh entry to exit timing Average periodic refresh interval (TC \leq +85°C) Minimum CKE low width for self-refresh entry to exit timing Average periodic refresh interval (TC \leq +85°C) Minimum CKE low width for self-refresh entry to exit timing Average periodic refresh interval (TC \leq +85°C) Minimum CKE low width for self-refresh entry to exit timing Average periodic refresh interval (TC \leq +85°C) Minimum CKE low width for self-refresh entry to exit timing Average periodic refresh interval (TC \leq +85°C) Average periodic r	, , ,	tXPDLL	min	max(10n	iCK. 24ns)	_
Exit precharge power-down with DLL frozen to commands not requiring a lcoked DLL CKE minimum pulse width (high and low pulse width) Power-down entry to exit timing Command pass disable delay CDT to power-down entry/exit latency Auto-refresh to Active/auto-refresh command time Average periodic refresh interval (TC \(\leq +85\)^\circ () Average periodic refresh interval (TC \(\leq +85\)^\circ () Minimum CKE low width for self-refresh entry to exit timing TCKE(min) TOM TOM TOM TOKE TOK TOK TOK TOK TOK TOK TO	command requiring a locked DLL				- , -,	
commands not requiring a looked DLL CKE minimum pulse width (high and low pulse width) tCKE min max(3nCK, 5ns) max(3nCK, 5ns) - Power-down entry to exit timing tPD min tCKE(min) - Command pass disable delay tCPDED min 2 2 nCK ODT to power-down entry/exit latency tANPD min WL - 1 - - Refresh Parameters Auto-refresh to Active/auto-refresh command time tRFC min 260 ns Average periodic refresh interval (TC ≤ +85°C) tREFI max 7.8 μs Average periodic refresh interval (TC > +85°C) tCKESR min tCKE(min) + 1nCK - Minimum CKE low width for self-refresh entry to exit timing tCKESR min tCKE(min) + 1nCK - Valid clock requirement after sele-refresh entry or power-down entry tCKSRE min max(5nCK, 10ns) - Valid clock requirement before self-refresh exit or power-down exit tCKSRX min max(5nCK, tRFC(min) + 10ns) - Exit self-refresh to commands not requiring a locked DLL tXS min max(5nCK, tRFC(min) +	Exit power-down with DLL on to any valid command;					
CKE minimum pulse width (high and low pulse width) Power-down entry to exit timing tPD tPD $tCKE(min)$ $max(3nCK, 5ns)$ $max(5nCK, 1ns)$ $max(5nCK, 10ns)$ max	Exit precharge power-down with DLL frozen to	tXP	min	max(3nCK, 6ns)		-
Chigh and low pulse width CKE min max(3nCK, 5ns) max m	commands not requiring a lcoked DLL					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CKE minimum pulse width	101/5		(2.0)(5.)	(2.0)(5.)	
Power-down entry to exit timing	(high and low pulse width)	tCKE	min	max(3nCK, 5ns)	max(3nCK, 5ns)	-
Command pass disable delay Tomos Tomos Command pass disable delay Tomos	Dower down entry to exit timing	+DD	min	tCKE	(min)	-
CODT to power-down entry/exit latency tANPD min WL - 1 - Refresh Parameters Auto-refresh to Active/auto-refresh command time tRFC min 260 ns Average periodic refresh interval ($TC \le +85^{\circ}C$) tREFI max 3.9 μ s Minimum CKE low width for self-refresh entry to exit timing Valid clock requirement after sele-refresh entry or power-down entry Valid clock requirement before self-refresh exit or power-down exit Exit self-refresh to commands not requiring a locked DLL TXS min TXS	Power-down entry to exit tilling	LPD	max	9 x 1	tREFI	-
Refresh Parameters Auto-refresh to Active/auto-refresh command time $tRFC$ min $tCKE$	Command pass disable delay	tCPDED	min	2	2	nCK
Auto-refresh to Active/auto-refresh command time $tRFC$ min $true true true true true true true true $	ODT to power-down entry/exit latency	tANPD	min	WI	L - 1	-
Average periodic refresh interval ($TC \le +85^{\circ}C$) Average periodic refresh interval ($TC > +85^{\circ}C$) Minimum CKE low width for self-refresh entry to exit timing Valid clock requirement after sele-refresh entry or power-down entry Valid clock requirement before self-refresh exit or power-down exit Exit self-refresh to commands not requiring a locked DLL TREFI max 7.8 $TCKESR$ min	Re	efresh Paramet	ters			
Average periodic refresh interval (TC > +85°C) Minimum CKE low width for self-refresh entry to exit timing Valid clock requirement after sele-refresh entry or power-down entry Valid clock requirement before self-refresh exit or power-down exit Exit self-refresh to commands not requiring a locked DLL TREFT max 3.9 LCKESR min tCKESR min max(5nCK, 10ns) - tCKSRX min max(5nCK, 10ns) - max(5nCK, 10ns)	Auto-refresh to Active/auto-refresh command time	tRFC	min	2	60	ns
Average periodic refresh interval (TC > +85°C) Minimum CKE low width for self-refresh entry to exit timing Valid clock requirement after sele-refresh entry or power-down entry Valid clock requirement before self-refresh exit or power-down exit Exit self-refresh to commands not requiring a locked DLL TREFT max 3.9 LCKESR min tCKESR min max(5nCK, 10ns) - tCKSRX min max(5nCK, 10ns) - max(5nCK, 10ns)	Average periodic refresh interval (TC \leq +85 $^{\circ}$ C)			7	'.8	us
Minimum CKE low width for self-refresh entry to exit timing Valid clock requirement after sele-refresh entry or power-down entry Valid clock requirement before self-refresh exit or power-down exit Exit self-refresh to commands not requiring a locked DLL tCKESR min tCKE(min) + 1nCK - max(5nCK, 10ns)		tREFI	max	3	.9	
timing Valid clock requirement after sele-refresh entry or power-down entry Valid clock requirement before self-refresh exit or power-down exit Exit self-refresh to commands not requiring a locked DLL TCKSRE min max(5nCK, 10ns) - TCKERM min max(5nCK, 10ns) - TCKSRX min max(5nCK, 10ns)						p.v
power-down entry Valid clock requirement before self-refresh exit or power-down exit Exit self-refresh to commands not requiring a locked DLL TCKSRX min max(5nCK, 10ns) - max(5nCK, 10ns)	timing	tCKESR	min	tCKE(mi	n) + 1nCK	-
Valid clock requirement before self-refresh exit or power-down exit tCKSRX min max(5nCK, 10ns) - Exit self-refresh to commands not requiring a locked DLL tXS min max(5nCK, tRFC(min) + 10ns) -	Valid clock requirement after sele-refresh entry or nower-down entry	tCKSRE	min	max(5n	CK, 10ns)	-
Exit self-refresh to commands not requiring a locked DLL min max(5nCK, tRFC(min) + 10ns) -	Valid clock requirement before self-refresh exit or	tCKSRX	min	max(5n	CK, 10ns)	-
DLL	Exit self-refresh to commands not requiring a locked	tXS	min	max(5nCK, tRI	-C(min) + 10ns)	-
Exit self-refresh to commands requiring a locked DLL tXSDLL min tDLLK(min) nCK	DLL			. , , ,	. , ,	
, , , , , , , , , , , , , , , , , , , ,	Exit self-refresh to commands requiring a locked DLL	tXSDLL	min	tDLLI	K(min)	nCK



		. ,	Data	Rate	Unit
Parameter	Symbol	min/max	1333	1600	MT/s
Max. Frequency			667	800	MHz
Power	-down Entry P	arameters			
Timing of ACT command to power-down entry	tACTPDEN	min		1	nCK
Timing of Precharge/Precharge ALL command to	tPRPDEN	min		1	»CV
power-down entry	IPRPDEN	min		1	nCK
Timing of Read/Read with auto-precharge	tRDPDEN	min	RL -	+4 +1	nCK
command to power-down entry					
Timing of Write command to power-down entry		min	WL + 4 + t\	VR/tCK(avg)	nCK
(BL8OTF, BL8MRS, BC4OTF) Timing of Write command to power-down entry	tWRPDEN				
(BC4MRS)		min	WL + 2 + t\	VR/tCK(avg)	nCK
Timing of Write with auto-precharge command to					
power-down entry (BL8OTF, BL8MRS, BC4OTF)		min	WL + 4	+ WR + 1	nCK
	tWRAPDEN				
Timing of Write with auto-precharge command to		min	WL + 2	+ WR + 1	nCK
power-down entry (BC4MRS) Timing of REF command to power-down entry	tREFPDEN	min		1	nCV
·	*******	min			nCK
Timing of MRS command to power-down entry Exit precharge power-down with DLL frozen to	tMRSPDEN	min	tMOD(min)		-
command requiring a locked DLL	tXPDLL	min	max(10nCK, 24ns)		-
Exit power-down with DLL on to any valid			(2.6)(6.)		
command; Exit precharge power-down with DLL	tXP	min	max(3r	iCK, 6ns)	-
frozen to commands not requiring a lcoked DLL					
CKE minimum pulse width	tCKE	min	max(3nCK,	max(3nCK, 5ns)	-
(high and low pulse width)			5.625ns)		
Power-down entry to exit timing	tPD	min		(min)	-
		max		tREFI	-
Command pass disable delay	tCPDED	min		1	nCK
ODT to power-down entry/exit latency	tANPD	min	W	L - 1	nCK
	Refresh Parame	eters			
Auto-refresh to Active/auto-refresh command	tRFC	min	2	60	ns
time Average periodic refresh interval (TC ≤ +85°C)			7	'.8	μς
Average periodic refresh interval (TC \geq +85°C)	tREFI	max		.9	μs
Minimum CKE low width for self-refresh entry to					μ3
exit timing	tCKESR	min	tCKE(mi	n) + 1nCK	-
Valid clock requirement after sele-refresh entry or	LOVERE		/F	CK 40:)	
power-down entry	tCKSRE	min	max(5n	CK, 10ns)	1
Valid clock requirement before self-refresh exit or	tCKSRX	min	max(5n	CK, 10ns)	
power-down exit	CONSTA		manjon	,,	
Exit self-refresh to commands not requiring a	tXS	min	max(5nCK, tRI	-C(min) + 10ns)	-
locked DLL Exit self-refresh to commands requiring a locked					
DLL	tXSDLL	min	tDLLI	K(min)	nCK
DLL					



		.,	Data	Rate	Unit
Parameter	Symbol	min/max	1866	2133	MT/s
Max. Frequency			933	1066	MHz
OD	T Timing Para	meters		L	
D.T		min	-195	-180	ps
RTT turn-on	tAON	max	195	180	ps
Asynchronous RTT turn-on delay		min		2	ns
(Power-down with DLL frozen)	tAONPD	max	8	.5	ns
RTT_Nom and RTT_WR turn-off		min	0	.3	tCK(avg)
Time from ODTLoff reference	tAOF	max	0	.7	tCK(avg)
Asynchronous RTT turn-off delay		min		2	ns
(Power-down with DLL frozen)	tAOFPD	max	8	.5	ns
ODT turn-on latency	ODTon	-		2	nCK
ODT turn-off latency	ODToff	_		- 2	nCK
ODT latency for changing from RTT_Nom to	001011				Hek
RTT WR	ODTLcnw	-	WI	2	nCK
ODT latency for changing from RTT_WR to			4 . 0	DTI - ff	
RTT_Nom(BC4)	ODTLcnw4	-	4 + 01	DTLoff	nCK
ODT latency for changing from RTT_WR to	ODTLcnw8		6 ± O	DTLoff	nCK
RTT_Nom(BL8)	ODILCIWO	_	0 1 01	512011	IICK
Minimum ODT high time after ODT	ODTH4	min		4	nCK
asseretion or agter Write (BL4)					II CIK
Minimum ODT high time after Write (BL8)	ODTH8	min		6	nCK
RTT change skew	tADC	min	0	.3	tCK(avg)
		max	0	.7	tCK(avg)
Calibra	ation Timing	Parameters			
Power-up and rest calibration time	tZQinit	min	max(512n	CK, 640ns)	-
Normal operation full calibratio time	tZQoper	min	max(256n	CK, 320ns)	-
Normal operation short calibratio time	tZQCS	min	max(64n	CK, 80ns)	-
Write le	veling Timin	g Parameter	rs		
First DQS pulse rising edge after write	tWLMRD	min	/	10	nCK
leveling mode is programmed	CVV LIVIND	'''''			IICK
DQS, /DQS delay after write leveling mode	tWLDQSEN	min	2	25	nCK
is programmed				- 	
Write leveling setup time from rising CK, /CK	tWLS	min	140	125	ps
crossing to rising DQS, /DQS crossing					
Write leveling setup time from rising DQS, /DQS crossing to rising CK, /CK crossing	tWLH	min	140	125	ps
-		min		<u> </u> 0	ns
write leveling output delay	tWLO	—		.5	
		max		. <u>. </u>	ns
Write leveling output error	tWLOE	min		2	ns
		max			ns





Darrows at an	Comphal		Data	Rate	Unit	
Parameter	Symbol	min/max	1333	1600	MT/s	
Max. Frequency			667	800	MHz	
OD	T Timing Para	meters			•	
		min	-250	-225	ps	
RTT turn-on	tAON	max	250	225	ps	
Asynchronous RTT turn-on delay		min	:	2	ns	
(Power-down with DLL frozen)	tAONPD	max	8	.5	ns	
RTT_Nom and RTT_WR turn-off		min	0	.3	tCK(avg)	
Time from ODTLoff reference	tAOF	max	0	.7	tCK(avg)	
Asynchronous RTT turn-off delay		min		2	ns	
(Power-down with DLL frozen)	tAOFPD	max	8	.5	ns	
ODT turn-on latency	ODTLon	-	WL	2	nCK	
ODT turn-off latency	ODTLoff	-	WL	2	nCK	
ODT latency for changing from RTT_Nom to						
RTT WR	ODTLcnw	-	WL	2	nCK	
ODT latency for changing from RTT_WR to	ODTI4		4 + 01	OTLOff	nCK	
RTT_Nom(BC4)	ODTLcnw4	-	4 + 01	4 + ODTLoff		
ODT latency for changing from RTT_WR to	ODTLcnw8	_	6 + OI	OTLoff	nCK	
RTT_Nom(BL8)	OB I LONG				II CIK	
Minimum ODT high time after ODT	ODTH4	min		4	nCK	
asseretion or agter Write (BL4)	057110			<u>^</u>	CI.	
Minimum ODT high time after Write (BL8)	ODTH8	min		5	nCK	
RTT change skew	tADC	min		.3	tCK(avg)	
0.111		max		.7	tCK(avg)	
	ation Timing			014 640)	1	
Power-up and rest calibration time	tZQinit	min		CK, 640ns)	-	
Normal operation full calibratio time	tZQoper	min		CK, 320ns)	-	
Normal operation short calibratio time	tZQCS	min		CK, 80ns)	-	
	veling Timing	g Paramete	rs			
First DQS pulse rising edge after write	tWLMRD	min	4	.0	nCK	
leveling mode is programmed	***********					
DQS, /DQS delay after write leveling mode	tWLDQSEN	min	2	5	nCK	
is programmed Write leveling setup time from rising CK, /CK						
crossing to rising DQS, /DQS crossing	tWLS	min	195	165	ps	
Write leveling setup time from rising DQS,						
/DQS crossing to rising CK, /CK crossing	tWLH	min	195	165	ps	
		min)	ns	
write leveling output delay	tWLO	max	9	7.5	ns	
		min	()	ns	
Write leveling output error	tWLOE	max		2	ns	



Parameter	Symbol	min/max		Data	Rate		Unit
Parameter	Symbol	min/max	1333	1600	1866	2133	MT/s
Max. Frequency			667	800	933	1066	MHz
	Clock J	itter Specif	ication			•	
Clark Davied litter		min	-80	-70	-60	-50	
Clock Period Jitter	t _{JIT(per)}	max	80	70	60	50	ps
Maximum Clock Jitter between two	t _{JIT(cc)}	max	160	140	120	100	ps
Duty cycle Jitter (with allowed jitter)	t _{лг} (duty)	min		-			l nc
buty cycle sitter (with anowed sitter)	t _{JiT} (uuty)	max		-			ps
Cumulative error across 2 cycles	t _{ERR} (2per)	min	-118	-103	-88	-74	ps
cumulative error across 2 cycles	terr(2per)	max	118	103	88	74	μs
Cumulative error across 3 cycles	t _{ERR} (3per)	min	-140	-122	-105	-87	ps
cumulative error across 5 cycles	(ERR(SPET)	max	140	122	105	87	μs
Cumulative error across 4 cycles	t _{err} (4per)	min	-155	-136	-117	-97	ps
Cumulative error across 4 cycles	t _{ERR} (4per)	max	155	136	117	97	μs
Cumulative error across 5 cycles	t (Spor)	min	-168	-147	-126	-105	nc
cullidiative error across 5 cycles	t _{ERR} (5per)	max	168	147	126	105	ps
Cumulative error across 6 cycles	t _{ERR} (6per)	min	-177	-155	-133	-111	l nc
cullidiative error across o cycles	LERR(OPET)	max	177	155	133	111	ps
Cumulative error across 7 cycles	t _{ERR} (7per)	min	-186	-163	-139	-116	ps
cumulative entri across 7 cycles	LERR(7PE1)	max	186	163	139	116	μs
Cumulative error across 8 cycles	t _{FRR} (8per)	min	-193	-169	-145	-121] nc
cumulative emor across a cycles	LERR(oper)	max	193	169	145	121	ps
Cumulative error across 9 cycles	t _{ERR} (9per)	min	-200	-175	-150	-125	ps
cumulative entri across 9 cycles	t _{ERR} (3per)	max	200	175	150	125	μs
Cumulative error across 10 cycles	t _{FRR} (10per)	min	-205	-180	-154	-128	l nc
Cumulative entor across to cycles	t _{ERR} (10per)	max	205	180	154	128	ps
Cumulative error across 11 cycles	t _{FRR} (11per)	min	-210	-184	-158	-132	ps
Cumulative elloi acioss 11 cycles	(ERR(11PEI)	max	210	184	158	132	μs
Cumulative error across 12 cycles	t _{ERR} (12per)	min	-215	-188	-161	-134	ps
Camarative error across 12 cycles	(ERR(12PE1)	max	215	188	161	134	μs
Cumulative error across n = 13, 14 49, 50	t _{ERR} (nper)	min	t _{ERR} (nper)min. = (1 + 0.	68ln(n)) x t _{JIT}	(per)min.	ns
cycles	LERR(IIPEI)	max	t _{ERR} (nper)	max. = (1 + 0.	.68In(n)) x t _{JIT}	(per)max.	ps

[Refer to section 13 in JEDEC Standard No. JESD79-3F]



4.27 AC Characteristics(TC = 25°C, VDD, VDDQ = 1.35V)

				Unit			
Parameter	Symbol	min/max	1333	1600	1866	2133	MT/s
Max. Frequency			667	800	933	1066	MHz
	Clock	Timing					•
		min	1500	1250	1070	938	ps
Average clock period	tCK(avg)	max	3333				ps
Minimum clock cycle time	tCK(DLL-off)	min			8		ns
		min		0.	47		
Average High pulse width	tCH(avg)	max		0.	53		tCK(avg)
		min		0.	47		
Average Low pulse width	tCL(avg)	max		0.	53		tCK(avg)
		min	t,	(avg)min	+ t _{JIT} (per)m	nin	ns
Absolute clock period	tCK(abs)	max			+ t _{JIT} (per)m		ns
Absolute High clock pulse width	tCH(abs)	min	٠		43		tCK(avg)
Absolute Low clock pulse width	tCL(abs)	min			43		tCK(avg)
	and and Addre		arameters		13		ten(avg)
Active to read/write	tRCD	min			bins table		ns
Precharge command period	tRP	min		- '	bins table		
Active to active/auto-refresh	tRC				bins table		ns
Active to active/auto-refresh	inc	min		ns			
Active to precharge	tRAS	min		ns			
Control and Address input pulse width for each		max	see speed bins table		ns		
linput	tIPW	min	620	560	535	470	ps
Active bank A to Active bank B (x8)	tRRD (x8)	min	max(4n	CK, 6ns)	max(4n	CK, 5ns)	-
Active bank A to Active bank B (x16)	tRRD (x16)	min		CK, 7.5ns)		CK, 6ns)	-
Four active window (x8)	tFAW (x8)	min	30	30	27	25	ns
Four active window (x16)	tFAW (x16)	min	45	40	35	35	ns
Address and control input hold time	tIH(base)						
(VIH/VIL (DC90) levels; SR=1V/ns)	DC90	min	150	130	110	105	ps
Address and control input setip time	tIS(base)	min	80	60	_	_	ps
(VIH/VIL (AC160) levels: SR=1V/ns)	AC160	111111	80	00			μs
Address and control input setip time	tIS(base)	min	205	185	65	60	ps
(VIH/VIL (AC135) levels; SR=1V/ns)	AC135						
Address and control input setip time (VIH/VIL (AC125) levels: SR=1V/ns)	tIS(base) AC125	min	-	-	150	135	ps
/CAS to /CAS command delay	tCCD	min			<u>. </u>		nCK
Mode register set command cycle time	tMRD	min			<u>.</u> 4		nCK
Mode register set command update delay	tMOD	min			CK, 15ns)		-
Write recovery time	tWR	min			15		ns
Auto precharge write recovery + precharge time	tDAL	min	1		RP/tCK(avg	-11	nCK
, , ,	tMPRR		v		1	11	nCK
Multi-Purpose register Recovery time		min			CK, 7.5ns)		IICK
Internal write to read command delay	tWTR	min					-
Internal read to precharge command delay	tRTP	min			CK, 7.5ns)	One)	-
Exit reset from CKE high to a valid command	tXPR	min	ma		FC(min)+10	JIIS)	- 01/
DLL locking time	tDLLK	min		5	12		nCK



2	C what			Data Rate			Unit
Parameter	Symbol	min/max	1333	1600	1866	2133	MT/s
Max. Frequency			667	800	933	1066	MHz
	DQinp	ut Parame	te rs				
DQ and DM input hold time	tDH(base)						
(VIH/VIL (DC90) levels)	DC90	min	75	55	-	-	ps
(, (2 333)	SR=1V/ns						
DQ and DM input hold time	tDH(base)						
(VIH/VIL (DC90) levels)	DC90	min	-	-	75	60	ps
	SR=2V/ns tDS(base)						+
DQ and DM input hold time	AC135	min	45	25	_	_	ps
(VIH/VIL (AC135) levels)	SR=1V/ns	"""	43	23			63
	tDS(base)						
DQ and DM input hold time	AC130	min	-	-	70	55	ps
(VIH/VIL (AC130) levels)	SR=2V/ns						
DQ and DM input pulsen width for each	tDIPW	min	400	360	320	280	ps
	DQ outp	out Parame	ters	•	•	•	•
DQS, /DQS to DQ skew, per group, per access	tDQSQ	max	125	100	85	75	ps
DQ output hold time from DQS, /DQS	tQH	min		0.38			tCK(avg)
DQ high-impedance time	tHZ(DQ)	max	250	225	195	180	ps
DO low impedance time	+1.7/D.O.)	min	-500	-450	-390	-360	ps
DQ low-impedance time	tLZ(DQ)	max	250	225	195	180	ps
	DQ strobe	input Para	meters				
DQS latching rising transitions to	tDQSS	min	-0.25	tCK(a vg)			
associated clock edge	iDQ33	max	0.25		0.27		tCK(avg)
DQS input high pulse width	tDQSH	min		0.	45	1066 - 60 - 55 280 - 75 - 180 -360	tCK(avg)
DQ3 Input ingli puise wiutii	ισαστι	max		0.	55		tCK(avg)
DQS input low pulse width	tDQSL	min		0.	45	933 1066	tCK(avg)
DQ3 Input low purse within	IDQ3L	max		0.	55		tCK(avg)
DQS falling edge hold time from rising CK	tDSH	min	0.2		0.18		tCK(avg)
DQS falling edge setup time from rising CK	tDSS	min	0.2		0.18		tCK(avg)
Write preamble	tWPRE	min		0	.9		tCK(avg)
Write postamble	tWPST	min		0	.3		tCK(avg)
	DQ strobe	output Para	meters				
DQS, /DQS rising edge output access time	tDQSCK	min	-255	-225	-195	-180	ps
from rising CK, /CK	idack	max	255	225	195	180	ps
DQS output high time	tQSH	tQSH min		0.4			
DQS output low time	tQSL	min		0	.4		tCK(avg)
DQS, /DQS high-impedance time	tHZ(DQS)	max	250	225	195	180	ps
(RL + BL/2 reference)	112(003)	III a A		223	1,55		P3
DQS, /DQS high-impedance time	tLZ(DQS)	min	-500	-450	-390		ps
(RL + BL/2 reference)		max	250	225		1066 - 60 - 55 280 75 180 -360 180 -180 180 -360	ps
Read preamble	tRPRE	min			.9		tCK(avg)
Read postamble	tRPST	min		0	.3		tCK(avg)



					Unit		
Parameter	Symbol	min/max	1333	2133	MT/s		
Max. Frequency			667	1600 800	1866 933	1066	MHz
	Power-dow	n Entry Par					
Timing of ACT command to power-down	tACTPDEN	min		1		2	nCK
Timing of Precharge/Precharge ALL command							Hek
to power-down entry	tPRPDEN	min		1		2	nCK
Timing of Read/Read with auto-precharge						!	
command to power-down entry	tRDPDEN	min		RL +	4 +1		nCK
Timing of Write command to power-down				14/1 - 4 - 11/	ID / CV/		
entry	+\\\\DDD.E\\	min		WL + 4 + tV	VR/tCK(avg)		nCK
Timing of Write command to power-down	tWRPDEN			WI - 2 - 4V	ID /+CV/ava)		CI
entry		min		VVL + Z + (V	VR/tCK(avg)		nCK
Timing of Write with auto-precharge							
command to power-down entry (BL8OTF,		min		WL + 4	+ WR + 1		nCK
BL8MRS, BC4OTF)	tWRAPDEN						
Timing of Write with auto-precharge		min		\//I ± 2 .	+ WR + 1		nCK
command to power-down entry (BC4MRS)		111111	WL 12 1 WN 11				IICK
Timing of REF command to power-down	tREFPDEN	min		1		2	nCK
Timing of MRS command to power-down	tMRSPDEN	min		tMOD	(min)		-
Exit precharge power-down with DLL frozen	LVDDII						
to command requiring a locked DLL	tXPDLL	min	max(10nCK, 24ns)				-
Exit power-down with DLL on to any valid							
command; Exit precharge power-down with	±VD.			m a v/2n	CV Encl		
DLL frozen to commands not requiring a	tXP	min		iliax(3ii	CK, 6ns)		-
Icoked DLL							
CKE minimum pulse width	tCKE	min	max(3nCK,	m	nax(3nCK, 5n	c)	
(high and low pulse width)	ICKE	IIIIII	5.625ns)	ii.	iax(Sirck, Sir	3)	-
Dower down entry to exit timing	+DD	min		tCKE	(min)		-
Power-down entry to exit timing	tPD	max		9 x t	REFI		-
Command pass disable delay	tCPDED	min	1	1		2	nCK
ODT to power-down entry/exit latency	tANPD	min		WI	- 1		-
	Refres	h Paramet	ers				
Auto-refresh to Active/auto-refresh	tRFC	min		20	50		ns
Average periodic refresh interval (TC ≦				7	.8		μs
Average periodic refresh interval (TC >	tREFI	max		3	.9		μs
Minimum CKE low width for self-refresh							μ,
entry to exit timing	tCKESR	min	tCKE(min) + 1nCK				-
Valid clock requirement after sele-refresh							
entry or power-down entry	tCKSRE	tCKSRE min max(5nCK, 10ns)			-		
Valid clock requirement before self-refresh							
exit or power-down exit	tCKSRX	min		max(5n)	CK, 10ns)		-
Exit self-refresh to commands not requiring		_		/F . C'	6/ 15	1	
a locked DLL	tXS	min	ma I	ax(5nCK, tRF	C(min) + 10r	ns)	-
Exit self-refresh to commands requiring a	+VCD11			+0111	(min)		- 64
locked DLL	tXSDLL	min		tDLLK	(111111)		nCK



Parameter	Symbol	min/max		Data			Unit
			1333	1600	1866	2133	MT/s
Max. Frequency		_	667	800	933	1066	MHz
	ODT Timing	Paramete	rs				T
RTT turn-on	tAON	min	-250	-225	-195	-180	ps
		max	250	225	195	180	ps
Asynchronous RTT turn-on delay	tAONPD	min		4	2		ns
(Power-down with DLL frozen)	LACIVID	max		8	.5		ns
RTT_Nom and RTT_WR turn-off	tAOF	min		0	.3		tCK(avg)
Time from ODTLoff reference	IAUF	max		0.	.7		tCK(avg)
Asynchronous RTT turn-off delay		min			2		ns
(Power-down with DLL frozen)	tAOFPD	max		8	.5		ns
ODT turn-on latency	ODTLon	-		WL	2		nCK
ODT turn-off latency	ODTLoff	_		WL	2		nCK
ODT latency for changing from RTT_Nom to	ODTLcnw	-		WL	2		nCK
ODT latency for changing from RTT_WR to RTT_Nom(BC4)	ODTLcnw4	-	4 + ODTLoff				nCK
ODT latency for changing from RTT_WR to RTT_Nom(BL8)	ODTLcnw8	-			nCK		
Minimum ODT high time after ODT asseretion or agter Write (BL4)	ODTH4	min			nCK		
Minimum ODT high time after Write (BL8)	ODTH8	min		(6		nCK
DTT change skew	tADC	min	0.3				tCK(avg)
RTT change skew	IADC	max		tCK(avg)			
Ca	libration Tim	ing Param	eters				•
Power-up and rest calibration time	tZQinit	min		-			
Normal operation full calibratio time	tZQoper	min		max(256n	CK, 320ns)		-
Normal operation short calibratio time	tZQCS	min		max(64n	CK, 80ns)		-
	te leveling Ti	ming Para	meters	<u> </u>	<u> </u>		
First DQS pulse rising edge after write					.0		
leveling mode is programmed	tWLMRD	min		nCK			
DQS, /DQS delay after write leveling mode is programmed	tWLDQSEN	min		2	5		nCK
Write leveling setup time from rising CK, /CK			407	4.05	4.0	40-	
crossing to rising DQS, /DQS crossing	tWLS	min	195	165	140	125	ps
Write leveling setup time from rising DQS,	tWLH	min	195	165	1/10	125	ns
/DQS crossing to rising CK, /CK crossing	LVVLIT	min	133	103	140	125	ps
write leveling output delay	tWLO	min					ns
write revering output delay	TVVLO	max	9		7.5		ns
Write leveling output error	tWLOE	min		(140 125 0 7.5 0		ns
witte reveiling outhor enoi	LVVLOL				2		ns




9	Cumbal			Data	Rate		Unit	
Parameter Parameter	Symbol	min/max	1333	1600	1866	2133	MT/s	
Max. Frequency			667	800	933	1066	MHz	
	Clock	Jitter Spe	cification				•	
Clock Period Jitter		min	-80	-70	-60	-50		
	t _{JIT(per)}	max	80	70	60	50	ps	
Maximum Clock Jitter between two	t _{JIT(cc)}	max	160	140	120	100	ps	
Duty cycle Jitter (with allowed jitter)	+ (du+v)	min	,		-	•	ns	
buty cycle sitter (with anowed sitter)	t _{JIT} (duty)	max			=		ps	
Cumulative error across 2 cycles	+ /2nor\	min	-118	-103	-88	-74	ns	
Cumurative error across 2 cycles	t _{ERR} (2per)	max	118	103	88	74	ps	
Cumulative error across 2 cycles	+ /2norl	min	-140	-122	-105	-87	- ps	
Cumulative error across 3 cycles	t _{ERR} (3per)	max	140	122	105	87		
Cumulativa arrar agrees 4 avalos	t _{ERR} (4per)	min	-155	-136	-117	-97	ns	
Cumulative error across 4 cycles		max	155	136	117	97	ps	
Cumulative error across 5 cycles	t _{ERR} (5per)	min	-168	-147	-126	-105		
		max	168	147	126	105	ps	
Cumulative error across 6 cycles	t _{ERR} (6per)	min	-177	-155	-133	-111	ps	
		max	177	155	133	111		
Cumulative error across 7 cycles	+ (7nor)	min	-186	-163	-139	-116	- ps	
Cumulative error across 7 cycles	t _{ERR} (7per)	max	186	163	139	116		
Cumulative error across 9 sycles	+ (0nor)	min	-193	-169	-145	-121		
Cumulative error across 8 cycles	t _{ERR} (8per)	max	193	169	145	121	ps	
Cumulative error across 0 sycles	+ (On or)	min	-200	-175	-150	-125	ns	
Cumulative error across 9 cycles	t _{ERR} (9per)	max	200	175	150	125	ps	
Cumulative error across 10 evelos	+ (10nor)	min	-205	-180	-154	-128	ns	
Cumulative error across 10 cycles	t _{ERR} (10per)	max	205	180	154	128	ps	
Cumulative error across 11 evelos	t (11nor)	min	-210	-184	-158	-132	nc	
Cumulative error across 11 cycles	t _{ERR} (11per)	max	210	184	158	132	ps	
Cumulative error across 12 cycles	t _{ERR} (12per)	min	-215	-188	-161	-134	ns	
Cumurative entiti actoss 12 cycles	LERR(12PCI)	max	215	188	161	134	ps	
Cumulative error across n = 13, 14 49,	t _{ERR} (nper)	min	t _{ERR} (nper)	min. = (1 + 0.	68l n(n)) x t _{JIT}	(per)min.	nc	
50 cycles	(ERR(11PE1)	max	t _{ERR} (nper)	max. = (1 + 0.	68ln(n)) x t _{JIT}	(per)max.	ps	

[Refer to section 13 in JEDEC Standard No. JESD79-3F]



5.Block Diagram





6.Pin Function

CK, /CK (input pins)

CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing).

/CS (input pin)

All commands are masked when /CS is registered high. /CS provides for external rank selection on systems with multiple ranks. /CS is considered part of the command code.

/RAS, /CAS, /WE (input pins)

/RAS, /CAS and /WE (along with /CS) define the command being entered.

A0 to A15 (input pins)

Provided the row address for active commands and the column address for read/write commands to select one location out of the memory array in the respective bank. (A10(AP) and A12(/BC) have additional functions, see below) The address inputs also provide the op-code during mode register set commands.

[Address Pins Table]

Configuration	Page Size	Address (A0 to A15)						
Configuration	Page Size	Row address	Column address					
x8	1KB	AX0 to AX15	AY0 to AY9					
x16	2KB	AX0 to AX14	AY0 to AY9					

A10(AP) (input pin)

A10 is sampled during read/write commands to determine whether auto precharge should be performed to the accessed bank after the read/write operation. (high: auto precharge; low: no auto precharge) A10 is sampled during a precharge command to determine whether the precharge applies to one bank (A10 = low) or all banks (A10 = high). If only one bank is to be precharged, the bank is selected by bank addresses (BA).

A12(/BC) (input pin)

A12 is sampled during read and write commands to determine if burst chop (on-the-fly) will be performed.


(A12 = high: no burst chop, A12 = low: burst chopped.) See command truth table for details.

BA0 to BA2 (input pins)

BAO, BA1 and BA2 define to which bank an active, read, write or precharge command is being applied. BAO and BA1 also determine which mode register (MR0 to MR3) is to be accessed during a MRS cycle.

Bank	BA2	BA1	BA0
Bank0	L	L	L
Bank1	L	L	Н
Bank2	L	Н	L
Bank3	L	Н	Н
Bank4	Н	L	L
Bank5	Н	L	Н
Bank6	Н	Н	L
Bank7	Н	Н	Н

Remark: H: VIH, L: VIL





CKE (input pin)

CKE high activates, and CKE low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE low provides precharge power-down and self-refresh operation (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self-refresh exit. After VREF has become stable during the power-on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For properself-refresh entry and exit, VREF must be maintained to this input. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, /CK, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self-refresh.

DM, DMU, DML (input pins)

DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input data during a write access. DM is sampled on both edges of DQS.

DQ0 to DQ15 (input/output pins)

Bi-directional data bus.

DQS, /DQS, DQSU, /DQSU, DQSL, /DQSL (input/output pins)

Output with read data, input with write data. Edge-aligned with read data, center-aligned with write data. The data strobe DQS is paired with differential signal /DQS to provide differential pair signaling to the system during READs and WRITEs.

/RESET (input pin)

/RESET is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDD (1.20V for DC high and 0.30V for DC low). It is negative active signal (active low) and is referred to GND. There is no termination required on this signal. It will be heavily loaded across multiple chips. /RESET is destructive to data contents.

ODT (input pin)

ODT (registered high) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is applied to each DQ, DQSU, /DQSU, DQSL, /DQSL, DMU, and DML signal. The ODT pin will be ignored if the mode register (MR1) is programmed to disable ODT.

ZQ (supply)

Reference pin for ZQ calibration.

VDD, VSS, VDDQ, VSSQ (power supply pins)

VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output buffers.

VREFCA, VREFDQ (power supply pins)

Reference voltage



7.Command Operation

7.1 Command Truth Table

The DDR3 SDRAM recognizes the following commands specified by the /CS, /RAS, /CAS, /WE and address pins.

	6 1 1	CI	ΚE	/05	10.46	10.15	// * * * * * * * * * * * * * * * * * *	D.4.0.0	142//26)	140(10)	10.145	
Function	Symbol	Previou	Current	/CS	/RAS	/CAS	/WE	BA0-2	A12(/BS)	A10(AP)	A0-A15	Note
Mode register set	MRS	Н	Н	L	L	L	L	BA		op-code		
Auto refresh	REF	Н	Н	L	L	L	Н	V	V	V	V	
Self refresh entry	SELF	Н	L	L	L	L	Н	٧	V	V	V	6, 8, 11
Self refresh exit	SELEX	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	6, 8, 7
Sell refresh exit	SELEX	L	Н	L	Н	Н	Н	V	V	V	V	11
Single bank precharge	PRE	Н	Н	L	L	Н	L	BA	V	L	V	
Precharge all banks	PALL	Н	Н	L	L	Н	L	V	V	Н	V	
Bank activate	ACT	Н	Н	L	L	Н	Н	BA		RA		12
Write(Fixed BL)	WRIT	Н	Н	L	Н	L	L	BA	V	L	CA	
Write(BC4, on the fly)	WRS4	Н	Н	L	Н	L	L	BA	L	L	CA	
Write(BL8, on the fly)	WRS8	Н	Н	L	Н	L	L	BA	Н	L	CA	
Write with auto precharge (Fixed BL)	WRITA	Н	Н	L	Н	L	L	ВА	V	Н	CA	
Write with auto precharge (BC4, on the fly)	WRAS4	Н	Н	L	Н	L	L	ВА	L	Н	CA	
Write with auto precharge (BL8, on the fly)	WRAS8	Н	Н	L	Н	L	L	ВА	Н	Н	CA	
Read(Fixed BL)	READ	Н	Н	L	Н	L	Н	BA	V	L	CA	
Read (BC4, on the fly)	RDS4	Н	Н	L	Н	L	Н	BA	L	L	CA	
Read (BL8, on the fly)	RDS8	Н	Н	L	Н	L	Н	BA	Н	L	CA	
Read with auto precharge (Fixed BL)	READA	Н	Н	L	Н	L	Н	ВА	V	Н	CA	
Read with auto precharge (BC4, on the fly)	RDAS4	Н	Ι	L	н	L	Ι	ВА	L	Н	CA	
Read with auto precharge (BL8, on the fly)	RDAS8	Н	H	L	Н	L	Η	ВА	Н	Н	CA	
No operation	NOP	Н	Н	L	Н	Н	Н	V	V	V	V	9
Device deselect	DESL	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	10
Power down mode entry	PDEN	Н	L	Н	Х	Х	Х	Х	Х	Х	Х	5, 11
rower down mode entry	PDEIN	Н	L	L	Н	Н	Н	٧	V	V	V	3, 11
Power down mode exit	PDEX	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	E 11
rower down mode exit	PDEX	L	Н	L	Н	Н	Н	V	V	٧	V	5, 11
ZQ calibration long	ZQCL	Н	Н	L	Н	Н	L	Х	Х	Н	Х	
ZQ calibration short	ZQCS	Н	Н	L	Н	Н	L	Х	Х	L	Х	

Remark:

- 1.H = VIH; L = VIL; V = VIH or VIL(defined logical level).
- 2.X = Don't care (defined or undefined, including floating around VREF) logical level.
- 3. BA = Bank Address. RA = Row Address. CA = Column Address. /BC = Bust Chop.



Notes:

- 1.All DDR3 commands are defined by states of /CS, /RAS, /CAS, /WE and CKE at the rising edge of the clock. The most significant bit (MSB) of BA, RA, and CA are device density and configuration dependent.
- 2. /RESET is an active low asynchronous signal that must be driven high during normal operation
- 3. Bank Addresses (BA) determines which bank is to be operated upon. For MRS, BA selects a mode register.
- 4. Burst READs or WRITEs cannot be terminated or interrupted and fixed/on the flyBL will be defined by MRS.
- 5. The power-down mode does not perform any refresh operations.
- 6.The state of ODT does not affect the states described in this table. The ODT function is not available during self-refresh.
- 7. Self-refresh exit is asynchronous.
- 8.VREF (both VREFDQ and VREFCA) must be maintained during self-refresh operation. VREFDQ supply may be turned off and VREFDQ may take any value between VSS and VDD during self-refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first write operation or first write leveling activity may not occur earlier than 512 nCK after exit from self-refresh.
- 9.The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the NOP command is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A NOP command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
- 10. The DESL command performs the same function as a NOP command.
- 11. Refer to the CKE Truth Table for more detail with CKE transition.
- 12. No more than 4 banks may be activated in a rolling tFAW window. Converting to clocks is done by dividing tFAW (ns) by tCK (ns) and rounding up to next integer value. As an example of the rolling window, if (tFAW/tCK) rounds up to 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued in clock N+1 through N+9.

7.2 No Operation Command [NOP]

The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the NOP command is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A NOP commandwill not terminate a previous operation that is still executing, such as a burst read or write cycle.

The no operation (NOP) command is used to instruct the selected DDR3 SDRAM to perform a NOP (/CS low, /RAS, /CAS, /WE high). This prevents unwantedcommands from being registered during idle orwait states. Operations already in progress are not affected.

7.3 Device Deselect Command [DESL]

The deselect function (/CS high) prevents new commands from being executed by the DDR3 SDRAM. The DDR3 SDRAM is effectively deselected. Operations already in progress are not affected.

7.4 Mode Register Set Command [MR0 to MR3]

The mode registers are loaded via rowaddress inputs. See mode register descriptions in the Programming the mode register section. The mode register set command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until tMRD is met.

7.5 Bank Activate Command [ACT]

This command is used to open (or activate) a row in a particular bank for a subsequent access. The values on the BA inputs select the bank, and the address provided on row address inputs selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank. A precharge command must be issued before opening a different row in the same bank.

Note: No more than 4 banks may be activated in a rolling tFAW window. Converting to clocks is done by dividing tFAW (ns) by tCK (ns) and rounding up to next integer value. As an example of the rolling window, if (tFAW/tCK) rounds up to 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued in clock N+1 through N+9.



7.6 Read Command [READ, RDS4, RDS8, READA, RDAS4, RDAS8]

The read command is used to initiate a burst read access to an active row. The values on the BA inputs select the bank, and the address provided on column address inputs selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of theread burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

7.7 Write Command [WRIT, WRS4, WRS8, WRITA, WRAS4, WRAS8]

The write command is used to initiate a burst write access to an active row. The values on the BA inputs select the bank, and the address provided on column address inputs selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the write burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered low, the corresponding data will be written to memory; if the DM signal is registered high, the corresponding data inputs will be ignored, and a write will not be executed to that byte/column location.

7.8 Precharge Command [PRE, PALL]

The precharge command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (tRP) after the precharge command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA select the bank. Otherwise BA are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any read or write commands being issued to that bank. A precharge command will be treated as a NOP if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging.

7.9 Auto precharge Command [READA, WRITA]

Before a new row in an active bank can be opened, the active bank must be precharged using either the precharge command or the auto precharge function. When a read or a write command is given to the DDR3 SDRAM, the /CAS timing accepts one extra address, column address A10, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A10 is low when the read or write command is issued, then normal read or write burst operation is executed and the bank remains active at the completion of the burst sequence. If A10 is high when the read or write command is issued, then the auto precharge function is engaged. During auto precharge, a read command will execute as normal with the exception that the active bank will begin to precharge on the rising edge which is (AL* + tRTP) cycles later from the read with auto precharge command. Auto precharge can also be implemented during write commands. The precharge operation engaged by the Auto precharge command will not begin until the last data of the burst write sequence is properly stored in the memory array.

This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon /CAS latency) thus improving system performance for random data access. The tRAS lockout circuit internally delays the Precharge operation until the array restore operation has been completed so that the auto precharge command may be issued with any read or write command.

Note: AL (Additive Latency), refer to Posted /CAS description in the Register Definition section.

7.10 Auto-Refresh Command [REF]

Auto-refresh is used during normal operation of the DDR3 SDRAM and is analogous to /CAS-before-/RAS (CBR) refresh in FPM/EDO DRAM. This command is nonpersistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during an auto-refresh command.

A maximum of eight auto-refresh commands can be posted to any given DDR3, meaning that the maximum absolute interval between any auto-refresh command and the next auto-refresh command is 9 x tREFI. This maximum absolute interval is to allow DDR3 output drivers and internal terminators to automatically recalibrate compensating for voltage and temperature changes.

7.11 Self-Refresh Command [SELF]

The self-refresh command can be used to retain data in the DDR3, even if the rest of the system is powered down. When in the self-refresh mode, the DDR3 retains data without external clocking. The self-refresh command is



initiated like an auto-refresh command except CKE is disabled (low). The DLL is automatically disabled upon entering self-refresh and is automatically enabled and reset upon exiting self-refresh. The active termination is also disabled upon entering self-refresh and enabled upon exiting self-refresh. (512 clock cycles must then occur before a read command can be issued). Input signals except CKE are "Don't Care" during self-refresh. The procedure for exiting self-refresh requires a sequence of commands. First, CK and /CK must be stable prior to CKE going back high. Once CKE is high, the DDR3 must have NOP commands issued for tXSDLL because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh, DLL requirements and out-put calibration is to apply NOPs for 512 clock cycles before applying any other command to allow the DLL to lock and the output drivers to recalibrate.

7.12 ZQ calibration Command [ZQCL, ZQCS]

ZQ calibration command (short or long) is used to calibrate DRAM RON and ODT values over PVT. ZQ Calibration Long (ZQCL) command is used to perform the initial calibration during power-up initialization sequence.

ZQ Calibration Short (ZQCS) command is used to perform periodic calibrations to account for VT variations. All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self-refresh.


7.13 CKE Truth Table

[Refer to section 4.2 in JEDEC Standard No. JESD79-3F]



8. Functional Description

8.1 Simplified State Diagram





8.2 RESET and Initialization Procedure

8.2.1 Power-Up and Initialization Sequence


1.Apply power

- /RESET is recommended to be maintained below 0.2 x VDD, all other inputs may be undefined.
- /RESET needs to be maintained for minimum 200us with stable power. CKE is pulled low anytime before /RESET being de-asserted (min. time 10ns). The power voltage ramp time between 300mV to VDD (min.) must be no greater than 200ms; and during the ramp, VDD > VDDQ and (VDD - VDDQ)
- VDD and VDDQ are driven from a single power converter output AND
- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95V max once power ramp is finished,
- VREF tracks VDDQ/2.

OR

- •Apply VDD without any slope reversal before or at the same time as VDDQ.
- •Apply VDDQ without any slope reversal before or at the same time as VTT and VREF.
- •The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.
- 2.After /RESET is de-asserted, wait for another 500us until CKE become active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
- 3.Clocks (CK, /CK) need to be started and stabilized for at least 10ns or 5tCK (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (tIS) must be met. Also a NOP or DESL command must be registered (with tIS set up time to clock) before CKE goes active. Once the CKE registered "high" after Reset, CKE needs to be continuously registered high until the initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 4.The DDR3 SDRAM will keep its on-die termination in high-impedance state during /RESET being asserted at least until CKE being registered high. Therefore, the ODT signal may bein undefined state until tIS before CKE being registered high. After that, the ODT signal must be kept inactive (low) until the power-up and initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 5.After CKE being registered high, wait minimum of tXPR, before issuing the first MRS command to load mode register. (tXPR = max. (tXS; 5 x tCK))
- 6.Issue MRS command to load MR2 with all application settings. (To issue MRS command for MR2, provide low to BAO and BA2, high to BA1.)
- 7.Issue MRS command to load MR3 with all application settings. (To issue MRS command for MR3, provide low to BA2, high to BA0 and BA1.)
- 8.Issue MRS command to load MR1 with all application settings and DLL enabled. (To issue DLL Enable command, provide low to A0, high to BA0 and low to BA1 and BA2).
- 9.Issue MRS command to load MR0 with all application settings and DLL reset. (To issue DLL reset command, provide high to A8 and low to BA0 to BA2).
- 10. Issue ZQCL command to start ZQ calibration.
- 11. Wait for both tDLLK and tZQinit completed.
- 12. The DDR3 SDRAM is now ready for normal operation.






Reset and Initialization Sequence at Power-On Ramping

8.2.2 Reset Initialization with Stable Power

The following sequence is required for /RESET at no power interruption initialization.

- 1. Assert /RESET below 0.2 x VDD anytime when reset is needed (all other inputs may be undefined). /RESET needs to be maintained for minimum 100ns. CKE is pulled low before /RESET being de-asserted (minimum time 10ns).
- 2. Follow Power-Up Initialization Sequence steps 2 to 11.
- 3. The reset sequence is now completed; DDR3 SDRAM is ready for normal operation.



Reset Procedure at Power Stable Condition




8.3 Programming the Mode Register

For application flexibility, various functions, features and modes are programmable in four mode registers, provided by the DDR3 SDRAM, as user defined variables, and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR#) are not defined, content of mode registers must be fully initialized and/or re-initialized, i.e. written, after Power-up and/or reset for proper operation. Also the contents of the mode registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset does not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents.

The mode register set command cycle time, tMRD is required to complete the write operation to the mode register and is the minimum time required between two MRS commands. The MRS command to non-MRS command delay, tMOD, is required for the DRAM to update the features except DLL reset and is the minimum time required from an MRS command to a non-MRS command excluding NOP and DESL. The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e. all banks are in the precharged state with tRP satisfied, all data bursts are completed and CKE is already high prior to writing into the mode register. The mode registers are divided into various fields depending on the functionality and/or modes.


Mode Register Set Command Cycle Time (tMRD)

tMRD is the minimum time required from an MRS command to the next MRS command. As DLL enable and DLL reset are both MRS commands, tMRD is applicable between MRS to MR1 for DLL enable and MRS to MR0 for DLL reset, and not tMOD.



MRS Command to Non-MRS Command Delay (tMOD)

tMOD is the minimum time required from an MRS command to a non-MRS command excluding NOP and DESL. Note that additional restrictions may apply, for example, MRS to MRO for DLL reset followed by read.






8.4 DDR3 SDRAM Mode Register 0 [MR0]

The Mode Register MR0 stores the data for controlling various operating modes of DDR3 SDRAM.

It controls burst length, read burst type, /CAS latency, test mode, DLL reset, WR and DLL control for precharge power-down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE, BAO, BA1 and BA2, while controlling the states of address pins according to the table below.



Notes:


- 1.BA2 and A13 ~ A15 are reserved for future use and must be programmed to 0 during MRS.
- 2. WR (Write Recovery for auto-precharge) min in clock cycle is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up to the next integer:
 - WR min [cycles] = roundup (tWR [ns] / tCK [ns]).
 - The WR value in the mode register must be programmed to be equal or larger than WR min. The programmed WR value is used with tRP to determine tDAL.

MR0 Programming



8.5 DDR3 SDRAM Mode Register 1 [MR1]

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, RTT_Nom impedance, additive latency, write leveling enable and Qoff. The Mode Register 1 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BAO and low on BA1, while controlling the states of address pins according to the table below.



Notes:


- 1.BA2, A8, A10, A11 and A13 ~ A15 are reserved for future use (RFU) and must be programmed to 0 during MRS.
- 2. Outputs disabled DQ, DQS, /DQS.
- 3. RZQ = 240 Ohm
- 4. If RTT Nom is used during writes, only the values RZQ/2, RZQ/4 and RZQ/6 are allowed.
- 5. In write leveling mode (MR1[bit7] = 1) with MR1[bit12] = 1, all RTT_Nom settings are allowed; in write leveling mode (MR1[bit7] = 1) with MR1[bit12] = 0, only RTT_Nom settings of RZQ/2, RZQ/4 and RZQ/6 are allowed

MR1 Programming



8.6 DDR3 SDRAM Mode Register 2 [MR2]

The Mode Register MR2 stores the data for controlling refresh related features, RTT_WR impedance and /CAS write latency (CWL). The Mode Register 2 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA1 and low on BA0, while controlling the states of address pins according to the table below.



Notes:


- 1. BA2, A8 and A11 to A15 are RFU and must be programmed to 0 during MRS.
- 2. The Rtt_WR value can be applied during writes even when Rtt_Nom is disabled. During write leveling, Dynamic ODT is not available.
- 3. Optional in DDR3 SDRAM: If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range will be lost if self-refresh is entered. Data integrity will be maintained if tREF conditions are met and no self-refresh command is issued.

MR2 Programming



8.7 DDR3 SDRAM Mode Register 3 [MR3]

The Mode Register MR3 controls Multi Purpose Registers (MPR). The Mode Register 3 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA1 and BA0, while controlling the states of address pins according to the table below.



Notes:

- 1. BA2, A3 to A15 are reserved for future use (RFU) and must be programmed to 0 during MRS.
- 2. The predefined pattern will be used for read synchronization.
- 3. When MPR control is set for normal operation, MR3 A[2]=0, MR3 A[1:0] will be ignored.

MR3 Programming



8.8 Extended Temperature Usage

[Mode Register Description]

Field	Bits	Description
ASR	MR2 (A6)	Auto Self-Refresh (ASR) when enabled, DDR3 SDRAM automatically provides Self-Refresh power management functions for all supported operating temperature values. If not enabled, the SRT bit must be programmed to indicate TC during subsequent Self-Refresh operation 0 = Manual SR Reference (SRT)
		1 = ASR enable
CD.T.	MR2 (A7)	Self-Refresh Temperature (SRT) Range If ASR = 0, the SRT bit must be programmed to indicate TC during subsequent Self-Refresh operation If ASR = 1, SRT bit must be set to 0b
SRT		0 = Normal operating temperature range 1 = Extended (optional) operating temperature range

Partial Array Self-Refresh (PASR)

Optional in DDR3 SDRAM: Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material. If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range shown in figure of MR2 programming will be lost if Self-Refresh is entered. Data integrity will be maintained if tREFI conditions are met and no Self-Refresh command is issued.

Auto Self-Refresh Mode - ASR Mode

DDR3 SDRAM provides an Auto Self-Refresh mode (ASR) for application ease. ASR mode is enabled by setting MR2 bit A6 = 1 and MR2 bit A7 = 0. The DRAM will manage self-refresh entry in either the Normal or Extended (optional) Temperature Ranges. In this mode, the DRAM will also manage self-refresh power consumption when the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures.

If the ASR option is not supported by the DRAM, MR2 bit A6 must be set to 0.

If the ASR mode is not enabled (MR2 bit A6 = 0), the SRT bit (MR2 A7) must be manually programmed with the operating temperature range required during self-refresh operation.

Support of the ASR option does not automatically imply support of the Extended Temperature Range.

Self- Refresh Temperature Range - SRT

If ASR = 0, the Self-Refresh Temperature (SRT) Range bit must be programmed to guarantee proper self-refresh operation. If SRT = 0, then the DRAM will set an appropriate refresh rate for self-refresh operation in the Normal Temperature Range. If SRT = 1 then the DRAM will set an appropriate, potentially different, refresh rate to allow self-refresh operation in either the Normal or Extended Temperature Ranges. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.

For parts that do not support the Extended Temperature Range, MR2 bit A7 must be set to 0 and the DRAM should not be operated outside the Normal Temperature Range.

[Self-Refresh Mode Summary]


MR2 A[6]	MR2 A[7]	Self-Refresh operation	Allowed Operating Temperature Range for Self-Refresh Mode
0	0	Self-refresh rate appropriate for the Normal Temperature Range	Normal (0 - 85°C)
0	1	Self-refresh rate appropriate for either the Normal or Extended Temperature Ranges. The DRAM must support Extended Temperature Range. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.	Normal and Extended (0 - 95°C)
1	0	ASR enabled. Self-Refresh power consumption is temperature dependent	Normal (0 - 85°C)
1	0	ASR enabled. Self-Refresh power consumption is temperature dependent	Normal and Extended (0 - 95°C)
1	1	Illegal	




8.9 Refresh Command

The refresh command (REF) is used during normal operation of the DDR3 SDRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The DDR3 SDRAM requires refresh cycles at an average periodic interval of tREFI. When /CS, /RAS and /CAS are held low and /WE high at the rising edge of the clock, the chip enters a refresh cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time tRP(min) before the refresh command can be applied. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a refresh command. An internal address counter supplies the addresses during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the refresh command and the next valid command, except NOP or DESL, must be greater than or equal to the minimum refresh cycle time tRFC(min) as shown in the following figure. Note that the tRFC timing parameter depends on memory density.

In general, a refresh command needs to be issued to the DDR3 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 refresh commands can be postponed during operation of the DDR3 SDRAM, meaning that at no point in time more than a total of 8 refresh commands are allowed to be postponed. In case that 8 refresh commands are postponed in a row, the resulting maximum interval between the surrounding refresh commands is limited to 9 × tREFI. A maximum of 8 additional refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular refresh commands required later by one. Note that pulling in more than 8 refresh commands in advance does not further reduce the number of regular refresh commands required later, so that the resulting maximum interval between two surrounding refresh commands is limited to 9 × tREFI. At any given time, a maximum of 16 REF commands can be issued within 2 × tREFI. Self-refresh mode may be entered with a maximum of eight refresh commands being postponed. After exiting self-refresh mode with one or more refresh commands postponed, additional refresh commands may be postponed to the extent that the total number of postponed refresh commands (before and after the self-refresh) will never exceed eight. During self-refresh mode, the number of postponed or pulled-in REF commands does not change.





Pulling-in Refresh Commands





8.10 Self-Refresh Operation

The self-refresh command can be used to retain data in the DDR3 SDRAM, even if the rest of the system is powered down. When in the self-refresh mode, the DDR3 SDRAM retains data without external clocking. The DDR3 SDRAM device has a built-in timer to accommodate self-refresh operation. The self-refresh entry (SELF) command is defined by having /CS, /RAS, /CAS and CKE held low with /WE high at the rising edge of the clock.

Before issuing the self-refresh entry command, the DDR3 SDRAM must be idle with all bank precharge state with tRP satisfied. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) Also, on-die termination must be turned off before issuing self-refresh entry command, by either registering ODT pin low "ODTL + 0.5tCK" prior to the self-refresh entry command or using MRS to MR1 command. Once the self-refresh entry command is registered, CKE must be held low to keep the device in self-refresh mode. During normal operation (DLL on), MR1 (A0 = 0), the DLL is automatically disabled upon entering self-refresh and is automatically enabled (including a DLL-Reset) upon exiting self-refresh.

When the DDR3 SDRAM has entered self-refresh mode all of the external control signals, except CKE and /RESET, are "don't care". For proper self-refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VREFCA and VREFDQ) must be at valid levels. VREFDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during self-refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first write operation or first write leveling activity may not occur earlier than 512 nCK after exit from self-refresh. The DRAM initiates a minimum of one refresh command internally within tCKESR period once it enters self-refresh mode.

The clock is internally disabled during self-refresh operation to save power. The minimum time that the DDR3 SDRAM must remain in self-refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock tCKSRE cycles after self-refresh entry is registered, however, the clock must be restarted and stable tCKSRX clock cycles before the device can exit self-refresh operation. To protect DRAM internal delay on CKE line to block the input signals, one NOP (or DESL) command is needed after self-refresh entry.

The procedure for exiting self-refresh requires a sequence of events. First, the clock must be stable prior to CKE going back high. Once a self-refresh exit command (SREX, combination of CKE going high and either NOP or DESL on command bus) is registered, a delay of at least tXS must be satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for any internal refresh in progress.


Before a command that requires a locked DLL can be applied, a delay of at least tXSDLL must be satisfied. Depending on the system environment and the amount of time spent in self-refresh, ZQ calibration commands may be required to compensate for the voltage and temperature drift as described in ZQ Calibration section. To issue ZQ calibration commands, applicable timing requirements must be satisfied (See Figure ZQ Calibration).

CKE must remain high for the entire self-refresh exit period tXSDLL for proper operation except for self-refresh re-entry. Upon exit from self-refresh, the DDR3 SDRAM can be put back into self-refresh mode after waiting at least tXS period and issuing one refresh command (refresh period of tRFC). NOP or DESL commands must be registered on each positive clock edge during the self-refresh exit interval tXS. ODT must be turned off during tXSDLL.

The use of self-refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self-refresh mode. Upon exit from self-refresh, the DDR3 SDRAM requires a minimum of one extra refresh command before it is put back into self-refresh mode.



Doc. No. DSA3T4GF340BBFF.06 A3T4GF30BBF/A3T4GF40BBF 4Gb DDR3/DDR3L SDRAM



Notes:

- 1. Only NOP or DESL commands.
- 2. Valid commands not requiring a locked DLL.
- 3. Valid commands requiring a locked DLL.
- 4. One NOP or DESL commands.

Self-Refresh Entry and Exit Timing

8.11 DLL-off Mode

[Refer to section 4.5 in JEDEC Standard No. JESD79-3F]

8.12 DLL on/off switching procedure

[Refer to section 4.6 in JEDEC Standard No. JESD79-3F]

8.13 Input clock frequency change

[Refer to section 4.7 in JEDEC Standard No. JESD79-3F]

8.14 Write Leveling

[Refer to section 4.8 in JEDEC Standard No. JESD79-3F]

8.15 Multi Purpose Register

[Refer to section 4.10 in JEDEC Standard No. JESD79-3F]

8.16 Read Operation

[Refer to section 4.13 in JEDEC Standard No. JESD79-3F]

8.17 Write Operation

[Refer to section 4.14 in JEDEC Standard No. JESD79-3F]

8.18 Power-Down Modes

[Refer to section 4.17 in JEDEC Standard No. JESD79-3F]

8.19 On-Die Termination (ODT)

[Refer to section 5 in JEDEC Standard No. JESD79-3F]

8.20 ZQ Calibration

[Refer to section 5.5 in JEDEC Standard No. JESD79-3F]



Change History							
Document name: A3T4GF340BBF DDR3 V(Rev.#)							
Rev. #	Who	When	What				
0.00	Arthur	2018-04-16	Initial version				
0.01	DSV	2018-12-12	Added 2133Mbps and Update MR table				
0.02	DSV	2018-12-21	Updated Idd table				
1.00	DSV	2019-01-16	Updated Idd table and POD				
1.10	DSV	2019-04-18	Updated ordering information and Idd value(Idd5; Idd6)				
1.20	DSV	2019-10-04	Added RH-Free in option explanation of ordering information;				
1.30	SAE	2019-12-03	Updated Row-Hammer-Free description				
1.40	SAE	2020-02-14	Updated speed grade and its description				
Document name updated to: DSA3T4GF340BBFF.(Rev.#)							
	SAE	2020-05-20	Derived from A3T4GF340BBF DDR3 V1.4;				
			Updated Auto Self-Refresh (ASR) in Features;				
01			Updated header and footer formats;				
			Removed the page of Differences from JEDEC;				
			Updated part number decoder				
	SAE	2020-07-13	Changed source file format;				
			Updated figures in 8.2.1 and 8.2.2;				
02			Updated paragraph format in Pin Function;				
			Updated header format;				
			Removed empty note column of [Address Pins Table]				
		Document	name updated to: DSA3T4GF340BBFFS.(Rev.#)				
		2020-08-04	Derived from DSA3T4GF340BBFF.02;				
	SAE		Added Compatible with DDR3L (1.35V) operation to Specifications;				
			Updated to JEDEC compliant DDR3/DDR3L in Features;				
01			Updated specs. reference in ch4;				
			Removed 2133 relevant information;				
			Added information of Pin Capacitance (TC = 25°C, VDD, VDDQ = 1.35V) and				
			AC Characteristics (TC = 25°C, VDD, VDDQ = 1.35V)				
	Document name updated back to: DSA3T4GF340BBFF.(Rev.#)						
		2020-09-03	Derived from DSA3T4GF340BBFFS.01; added -JRL, -JR, -HPL relevant				
	SAE		information;				
03			Added notes for Standard Speed Bins and DC Characteristics;				
			Updated tRCD, tRP, tRC, tRAS, tIS, tIH, tDS, tDH description in AC				
			Characteristics;				
			Updated descriptions of CL, CWL, Power supply, Data Rate in Specifications				
	SAE	2020-09-28	Updated DDR3(L) to DDR3/DDR3L;				
0.4			Added note for –HPL in ordering information;				
04			Updated tRCD, tRP to nRCD, nRP in Key Timing Parameters and Ordering				
			Information;				
			Updated company's logo Updated Important Notice;				
OE.	CAF	E 2020-10-14	· · · · · · · · · · · · · · · · · · ·				
05	SAE		Removed the note of the Package outline drawing; Updated tRCD, tRP to nRCD, nRP in Standard Speed Bins				
		SAE 2021-09-02					
06	SAE		Updated Operating temperature grade name in Specifications, Ordering				
06			Information, Operating Temperature Condition; Corrected typos in AC Characteristics				
	l	J.	Corrected typos in AC Characteristics				

Important Notice:

Zentel products are not intended for medical implementation, airplane and transportation instrument, safety equipment, or any other applications for life support or where Zentel products failure could result in life loss, personal injury, or environment damage. Zentel customers who purchase Zentel products for use in such applications do so in their own risk and fully agree Zentel accepts no liability for any damage from this improper use.